8 T( pf!*dFirmware image with one or more FDT blobs&\U-Boot mkimage 2023.01+dfsg-2+deb12u1Mimagesfirmware-1 d/dU-Boot 2023.01+dfsg-2+deb12u1 for am57xx board HfirmwareCarm@u-boot4none/)hash-1zΙOycrc32fdt-1 ddam57xx-beagle-x15Hflat_dtCarm4nonehash-1zʯ acrc32fdt-2 Ldam57xx-beagle-x15-revb1Hflat_dtCarm4nonehash-1zcdcrc32fdt-3` dam57xx-beagle-x15-revcHflat_dtCarm4nonehash-1zscrc32fdt-4 0,dam5729-beagleboneaiHflat_dtCarm4nonehash-1zrܲcrc32fdt-5p\ dam572x-idkHflat_dtCarm4nonehash-1zd5"crc32fdt-6X dam571x-idkHflat_dtCarm4nonehash-1z<crc32fdt-7$ dam574x-idkHflat_dtCarm4nonehash-1zTcrc32configurationsconf-1conf-1dam57xx-beagle-x15 firmware-1 firmware-1fdt-1conf-2dam57xx-beagle-x15-revb1 firmware-1 firmware-1fdt-2conf-3dam57xx-beagle-x15-revc firmware-1 firmware-1fdt-3conf-4dam5729-beagleboneai firmware-1 firmware-1fdt-4conf-5 dam572x-idk firmware-1 firmware-1fdt-5conf-6 dam571x-idk firmware-1 firmware-1fdt-6conf-7 dam574x-idk firmware-1 firmware-1fdt-7 fdtloadablesfirmwaredefaultalgodataentryloadcompressionosarchtype#address-cellscreatordescriptiontimestampvaluedata-offsetdata-size/t` @ᆳ (OР iHMP  H4P  OР iHM  H4P  OР iHM! H4P w HOР iHMp! H4P i OР iHM! H4P [ OР iHM0" H4P W hOР iHM" H4P 51  P 1)  -/   P!:0@" LР0R R?>-Lo>0>-H>v7@pGHpGHpGHpGHpGHpGHpGHpG-AKh h%H$O gFJJEH`B|$$DT@B|i+D ` 7CDHF !Fh a a8 DBpG;?HKdKaKa-MF F+M,OEE+K`M80L \%KB43B#KB;B*y*KZ hDCJ 0!? ?#9FHX5"[Er BR  NB~F9FHX􄈀^SHQ  7%F#h#`0F90OoBдB  4kHBHA.2`B`A+*h2"D"`K` I"K`-E"MF+h iFFDB,3B#`##`%h F#FAFX$#hB$##`P(F-h5BO :FAF(FB( ,#`-,-A FFFH)*h(Fd!FB)F8F++  F3K,0hZB2` (F"8F FHHFFaFFVF H(+"\ȱCh;`###hhB"`- 1K,(Fo FHH IM h.hB($3i( ` 1K,hD79D![R3aD-h F*i:ha-M`O1F`Dc  Y D)D!DO1z`F "XF*F F ` V P2"D"R*a :sha H K!hiP 0pGHpGHpG.F B3 pG0j L;:۲T#0 ЋFL"WB{:D3LD?C@۲T#0B V[h@ŲT%P%T  ŲT%P%T  D CC%s: Unknown relocation type %llx %s: Relocation at %p is out of range (%lx) 0w,aQ mjp5c飕d2yҗ+L |~-d jHqA}mQDžӃVlkdzbeO\lcc=  n;^iLA`rqgjm Zjz  ' }Dңhi]Wbgeq6lknv+ӉZzJgo߹ホCՎ`~ѡ8ROggW?K6H+ L J6`zA`Ugn1yiFafo%6hRw G "/&U;( Z+j\1е,[d&c윣ju m ?6grWJz+{8 Ғ |! ӆBhn[&wowGZpj;f\ eibkaElx TN³9a&g`MGiIwn>JjѮZf @;7SŞϲG0򽽊º0S$6к)WTg#.zfJah]+o*7 Z-IBI SYSTdH# Das U-BootRUNTSERVdPuyay  y5~1~ yQ  #??OopGpGpGpG@pG@#???OopG8F F]0?"3@SB#@BؿO)F F8@>?DpGpF F@0o)F F:8"#F6@BؿO)F Fp@6?D_00;0 0Q@o0  CA_oveb^Y@T S@No/N-N/_00;0 0Q@o0  CA_ovebVY@T S@No/N-N/pGF m eY ޿8pG0$h4_@BМB 0 /ПP-7@xРRРR"YHРP L8?,,0 SXX 8/7@􄈀CQx _/_ РP/8 /0Od@P TP  Q:< 80QR:/PDrDr # klQll#iF# ]pGs0F[k`H F7*H!X2("HWKIt,FHWO@ O` 0;  FGp0kSZ<pGF H703 F HWH F@9͆pFF(F0Fpo!F(F(FO6F`IHL(XH+@ԃ܃0G%@$0C#&@CC'@CcLBLBH )@(0C#*@CC+@Cc `-@,0C#.@CC/@Cc` hFHW (oboxԈ舆F=A!AA F*-AFF@: A A A A  A A AA L   pG:+ ؿ  DBpG-@:K Z q:-ۑ`:ۑ<\|Q :Q` D!Q;QKQ[QkQ{QQD@;@K@[@k@{@@;$K;$K˽@pG ȿ;Kȿ;K  !QN:9-`:ۑ<\|O# :SCcO$DdO%EeO&FfO'GgO(H hO)I iO,Ll`ڽ O#Q Cc@;ܡ{:9-`:ۑ<\|OC :SCCODDDOEEEOFFFOGGGOHH HOII IOLLL`ڽ OCQ CC@;ܡ.:9-`:ۑ<\|Oc :SC#OdD$OeE%OfF&OgG'OhH (OiI )OlL,`ڽ OcQ C#@;ܡ pG0HYk H HD HH @ORHWghhh!hH D H :H pGOCiF4 UED0J3 `pG@pG pGHVGz-EF"OI1kkMH%lW pF LkL kYEHWj"kakCHW#jbjjAHW#i@HciiiW~#h=HhchhWv.N!n!OZ"z"_C#c#_ v V 0HW_#l/J0HFF@F")M )K+FP<'HWB&lk $H''%%oW2||Ʊ,H#EW%5 <9F@FW.$j9FPFW4,U$ օى-]مφmuF?HWk F;c-k"F?HWk F;ckF?HWk F;ckmF?HWk F;ckچF?HWk F;ckF?nHWk F;ck憀F?ZHWmk F;ck憀pGHaLP0V* D@ FFHW>  rOB 8 R8 8  8 8 pG+ё?(["+ёO= ?+ёO$+ сOoOOOB@RBbA0 c`(8FX+fёOM F"O0o  !HF0 #DD"4CB ,!+)J*K8тP?0CAB?/OU3?+/ё?C*(с?o+!ё?C+с_o8OP?0CA? /???_OPlOP!+ё0pG W +ёpG#p BpT3`_Q3P3FQFO i_ Khh@1`Oi_KhhD1p?OpAq[!)K"_'KB'K='IB4 ء!B%!B2"#!IB3BJIB, ء01B!ABJ IB01BJJB J,@JBJJJJJJJJ/ 7@/ / b/2T/+"/A0T2T0TRRR""Khhkh_`hhkh_B`hhlh_h`h[lh_`pGphF J< o ѽ 0+ KK<]7@bbK,KBK_ ""hh@4`pG7@0T|KhhD4h_ @@ pG| JhhH4h_o#o#_hhH$`pG|FOpZF@ZK`pGZsTKFhhCO2ѰO   s<1 t h_`Q[_F3BU`iFF#BpR#_"FBQ#_a`3FOMmNk iF h_2h_q22)Գ:-T#*tX_"`X_3+b`Ѹ#rX_`X_3+Q`# rX_`X_3,+Q`,#rX_`X_3d+Q`ѱ K JhhB6*JBآ?|RB آrBrB#`H!JJBآ"pbJD*HV JBТ2#3rB #` H0TRlRb62T|aL#hhFh#h"h8"ht"h$"hhDhHh|hhDhHhLhPhThhhhhh0 h h h hd hhhL#hCs`#hh"hCs`#hh"hCs`#hh"h#c`#hh"h#c`#hh$hCs`#]#hh#hCs`#hh8$hCs`#hh8$hCs`|KhhFh$"hhhhhlhphh h3 2# ]|# Jhhh$#]|# JhhFhh$"A]|'Jh(1h 3hAq`h hhAq`I h hAoh hhAq`!hh##](h3hAq`h hhAq`h h#|"K#JhhB3'!JB8آrB1HV@JB آ?|RB&JBKJBآ"pbJD*JB rBТ2BK`pGKKKK0T"J<RRPb2Tt,h_A hS"CCCc `O0pG-M F#IFFFG(FIG(0F?1F(FT+G\ &YF(FG8O YF(FJH(W?YF(F JH(DE 0FO04k444p(KFh+h oCoA x &+hJ+" lJ"# FI8GFHp@VY XJ#I Ft GFH GJ#I Fc GF Hp03(3 38Ei_ X_ XC!FZ FF aXCZ(D8-M FF*e7LX"#h!hF(]#hOrh!F(SO O 55<1F5 Z%JFOfr3!J1 9FZJD+O xC1FZ FF9FFZdxt C@%0_5<  EP   pW0{FoBCB{FH}O0X0{FoBCB{FHhX-EFFFF_J"$M+hh1b+hh!Ti_$ $D;tD_Tah!C` K 2+h!h !h 2C`K+hRFhAFn+h:Fh1F_J"+hh1bp@BKk_J2/KFO! D @JDD HY6_ Kd_+"cpG HF@XC K Ik _+pGk_DFMb H!OzppGAKhh@KBKLأ?|SBU@أsBPsBL7HV!6HC+FA3JR#2H2H5F0HVs!F/H!.H?{+,,HVd+H5F*HV\!F)H@ɽ'KB&I&KB أ#pc#K D+"I"I"HV<!#jFI;(# RRhFIViFHROc{c\؅cdcc?dFdQd{dRAcb:cHcc#d,d/d"!#! "| H5_X!JVHF ]D_L_Khhhh_pGppGpGCk_+pG_J#Hd_EUSd@J-U0{FoBCB{FI@ -M$O F%F F'F"FoKCFa^Eq Q H6F&Oa$ B(FP FXEwXFK  EєB~ӄB~ U@FFO F@NPNLFc Kh <--M H Kh,h:(KNS `+hO{ oOG(MK,FHVCF2F9FHV])FHV % H HT}ׅP}L}\}e}s}a}u Khh KB Khh3h_8@pG pG0D|KS -0+ۿ_a 0+ۿ_Ca 0+ۿ_a 0+ۿ_a 0+ۿ_b 0+ۿ_Cb0+ۿ_c0+ۿ_Cc0+ۿ_c0+ۿ_cpGF"#h0F"ch0F}"h0Ft"ci0 FIh#h8DYPhDpFF FiG#i[Ih!!(#i!h!Ozp!FhCi² }G#i+hp@!!pA-EFFO@FU 0+@0  0T m l %mOT j ijN;hh3hhj3`4H\$H  ` o;hh3hh03h4Ld$t'  `;hh3hh034X|$ ` >;hh3hh03x4Tt$ >!;hh3hh13p4Pl$zi*$)# ))&FO ;`B2PF V jjRi[iB *i3iB;hB8F 0#;`06  _+;hh|p8;K;Lhh;Khh#hh8"h#C`#h4JhD# h_:C#h,JhH# h_:Cѐ0CcC_"h!h `#hhK T%KB%#hh8"hC`#hJhD# h_:C#h JhH# h_:C8|x@B0TFh!#CB; K@BFF F)8h_Ch_ h #BJhB)F F"F!#hFCB; KS F+hJ"K;@CkhC_`@B8KLhhKD}o#hhm(F#hh h#@s`#hh hCc`h#` Khh#hFh"m8@|xwV_=,hB$D,`щ"r7,h_?D$OqV_M,h$D,`+юB*(pR?+hBA`ѻ!h!A!`BUO,!h_>A!N@Bp qT?3h%`BpQ/:hB#C`pNh_>E-@B0{FoBCBA{F!Khh h"B `hh h"B `hh h"B `hh h"B `hh h"B `hh#hC` @|-A0{FoBCB~{FFKGMhh+hhOCFh_@L[+#h"h"ht_Or#hhh`+hh#hFh"\`+hFh{-IChh+KFs "hXhYp1F'GGgp#h"h4+hhi##h"h$+hhi##h"hd0{FoBCB{FABtx|Mbs FFd.K/Hh_%e hB l#l_"F2CҲ*޲oF E _#e_O`"dy E_#e_"d E_#e_"d ECC_#e_"d0+E_%e_#dp0D8F F_Osc k_0k_ 0_#c_OC00_ F_# 0_K 08@ڸsY3-A K!MhFhwCovv_*ho@NhF8"h `E ѿ_#0+hh82`S2qDV!S9G1S9G|k_#cCs_ck_pGn_Cc_fpG-KhhBo iJi_Bai_ai_Bb j_bhh JB'ѿ_"cj_ j_ k_ k_h hJBBoѿ_O%cCe_O"c_OcJB_O#cK0D0T`D -AF}FO   E+\oCB<8JKhhCo1h[+Kh#C`#iCC#akh_`kk_0)F F! FTh! FMh_`k_0#i#C#axh[+)KhhCo F) F,N3hhCO6+i_#akh_`kk_0i_ai_#b+j_bj_0h_`kh_`)F F_km_)F F0N0 F_#c)F FD+iCC_#ai_ai_#b+j_b_O%ccej_0j_0+k_0km_0m_0kk_0m_ 1+i_#ah_`kh_Ozp` ki_#akm+W3hh oѴO+o+ڿ_#1_1_O@C13Cs33Cs3#iCC#a_OCOp0ch_p𘀴O3LA IvHU3hh o_#1O3hh o߮+o+ۮgJh#s`01__01_O381_#<1_'@q_8#0ko_1o_1+o#@SCS_1+onoP3 OH39FFHB#X+oծo83 73!;HB#B*o_OC!o!r#i#C#a_H'Չ;իk_0k_0_#0Wr swh2__`_F3Brs|F3h__`_cEW`sr*ph2__`_F3By`Ѯ\ *H0CJ IhhB>IBѿ_OBcpG0D0D7F_#`_`_c`_#`h_`h_`[h_c`h_#`|±h_Kdh_dRh_Zdh_dJhCs`#HLIM`#` h"*#`#`0* *""`1B+#`F*H *H@<@NPNOCh0d{FoBCB>{F{FoBCBDODM@,3(BKhhh@Hh;h+=+hO@(=,QO3(A&@1FO@BF:,(9,ѿ_"'Khhh`;h+hO@,ѽ@O@O@;hO@+h+O@3@2FHUKhhCo;hO@+h+н@O@Ȼ@<|@NK-E XFF*<+:-8/-/4'FX_##`_3`#h*FC|S#`+hAFC+`#h@FC C#`3h;CC3` K H++hC+`O )*(н@B\@Խ80lkm TUd B8 F "#4(ЀtАd_-O_p`_-`O_p` O_p`$7@_"KOzphgH_!Kha_"ha_ha_AqhdJx)!Oq_hxeѿHDFhE۽@hQֽ F Hh HXH KJ(F#`KK09Bڅ܅مTڅ( F( H K#` HKKH(K0Hم9مڅۅ((pGK `##`pGK$ۅ,܅ pGP! MFHT0+*FHTHHHHHйHHL#F-!JHToLLLLLІІІІ9І0BuІццeІІІІІ HN L#h J` HE(H@#hJJІtl90LKJh`KJhh oh J` K Jh`pGoh K K`|t xp P0I6 S6 F6 y@ _J0 c2H(]0H(X/H(S,H"8!  F`8#"&I&HT#HH"F!I#HT( L!F H`HH0" FISIHTRi! / ڣ#"F8# IHT*T*I H L L9І0P`H```m````P! OHU(dMHP(TJHK@`"FGHSK({FHx"!X ((AIAH! X ( !B X  (q=! 3H2I3H w1H .H ]"F(HS(&H&Hh$H8"F!HSб H HHHHFHT HHH~H|HzHxІ~?~~B,~J~І~~9І0~[~k~|~~~~L"#hIhn#h@ "hInp8-EZHi(?YHd(AWH_(CVHZ(ETKUMhO hSKPBSKn'R'FF(cONRF3hAFhnbLH9`JH5(WIH0(cEH+(hEIUL'O CML'O BM-'O @M<'O ?M5H()Hx3h(h8H8I "F!"n$3h:Fh)F*<3h"h.I!F FE"F(HS(&I3h"hn"F!HS("FHS(ЌІ90BCRApІІ߅ <慀=텀;hᅀ?hh<~~~ K IhFh#BLKHBF R Htڅhڅ0{FoBCB{FI !  ~ FPHT~IH4 FH$%FSI#FBF x3 :^*# pFFF2 FȹFkF9F $! h3FF*F +hB(hO0! p(F3F*F (pG6M6Kj B]4K,b5:G"F(H!C F(@"pF(B!E!8F!kF(1xoF(68F"3F"!F($N"1Fi "bHSHk"HSHc "HSH[0F FoFoo 7@U3,,7@57@:7@)L)JjBE(Kb#,050:0G0N#8(4 "bHSsH0+(ѝ 0C C"IHS^H "HSVH!" HSNH" H "7@U3,,7@|57@:7@G7@h7@KFjKB"HS@  7@,,7@HpG57@HpG,7@ JFFjJBO+SCID!I7@,h7@FHxHS IHp HSx I H@f HSIIIIFd57@d:7@߇,7@ׇ-AF  0vԝ C C C C CfН0aѝ C C C C CQFFF+36+FfB$"F 2*@! D*42*IHT2"hWc!0N", 0 L @ CC CjF)F@FU&4FB QF-EFF4MFF*F#9F0F0,H5&0KB0BؓB$K:F;1F#PFHB0BғB!FHT BB0DBB!FH#9F0F#J(HT􄈀ņTF0 F-MF0C 0СMOr!(FH3F#F1FR+#0cH+"!T-# 3-{# 3 O MFF(s((@1F{HT^2hzKBxH\'rM0+@tHR'-D 3+0F_lH0FO iH80FegHT*fH-q)dHT .г+ ++@0h0+XK!0FUX@"1FXFS#KlkdQHhd#1F(F ( d+e hed1FBHS0F8(?ur;Hh8F1((x(@𡀻00;0h@D0;i0{0#timlO%HJimlZ"HAimlH8iml H/l*imlb(H 􄈀HԆOԆ'Ve=,Նz=Ԇ=ԆԆ|ԆԆ ՆLՆcՆՆՆՆ#8F0d#8F08FU# **ѦJ! #( 0 ТHHjl*SЫi00+ 0 D0gMg RF(OH3AH3< @𼀔>F(@ǀoÀ g FzHSt*mBrJiml(uHg+tHctJ)rK AԒ0++#RF SF(8Fo 0` pOc0k1FFZF8F03 @ 8F| F& ooMHS]MHSZ SF O7FHSK?1&?!?0  E B BclC"0+27H2-6H.RRl!0F0FhF(t0@gF-?d>`#FRF@ GF(9FHSS#FRF GF(#FRFOpGF(ՆՆE׆R׆]׆ֆ:ֆ􄈀^ֆֆֆֆֆ׆#FObQFF ?C{MpGoFO,P@B8 AHS 7 A H HS{#08 F҆ӆCӆ-AFFܽDU FR7(hR1B'o ZlB@H!FS>G  Ԇo FFF#[lH3P!S-F #:F)F@ H!FSG H3F(0FR ӆӆ9͆0oF"Zl 0 I(FS#h5F kF"!kF"F džo-E FFFD[l "0+%O -+&FW(R0EED0F_ #:F)FF?@H!FS3FQF JGjF!PF+H3 K(FF zӆ9͆-MFLHFF2FpFO 0FRKBغ"BHS_#FZF(FMF=) b,f*!@FSO GF2HS!jDlxHzI/.F j RF R D(FR PFR F6@FDQ F Q ^DDD0F FeHS]JFF`K  1F#jZJR]F#YFLJ8FF(F. #i3ahQHR%dj,?J@H2N!SRFCF(=FH2AEHR4)FS@F#x + F@IR_F8 FQ(%F4 UZF!FFQ&#(F 0Qw`#)F8F-J_()F-HR(F F(IR/F(OQPF`@FC)F"HAFPF()FH$(H2+? K8hIK9iDnEtDg8C$ↀ|D#=CDDDDN]E*EHEwEF(" U-M FF(FFF( ZF)hHR F:F)F0F)FHRCF:F9F0F(Mg::-MFF+@>!HRo8F'/aQ:FF  +++)FQ "3"+FRD(F2FHR HF?D BF(jD"!!( 2FHR{ Fdoi<ac"d`"  +ǀR#eggmfgggfff?gggggUgcgqggggg" p + +khc`hQMh`8o J2FUHR 3QIhQF(Q0 a(1FQu#3pFBI`iQ !0FQ1FBFaQZi/^i+YZFi+N#j+G cj+@$#4#cV(#c." +QR#gSh]h5eSheeShShShShShhe3hShShShh u,uSunuF$hhQl`/|Q-3"+FRD&"FH 'evuF}H FFQF FQ 8D"F I HR o# }IR2F(F777pF%Fh`hUhB Fp@<80F6hsF FF"!caa#2F1F#F(F( F$ Fp-M$ FhCJ 3 @K#F*i(hF(mЫF:H22F"[_E'+,NF3HRH 0FF0F,K (GliEDT<#<$h<S!I@FR[BFAF0F`(0F Mѽih1W8 Q!(F+FW8 QFDF?hFQF0F{(0ih HRK4 gfff[:: ~:-AFFFF!"e0g``#su(FQ(FQG apo HQ> a(# "iT/!(FQ(C3oipFFF HR p#a!F(F F sFF@"hFQ` @"iF\chXBXAFh@O3 PiXBXA< S/pG0FFFB"@T!0<5;`FB0D0`U?73#D 8`)8FL#h+"(FQ h8 4oh+ pGB 0 FFh FFIH%6/FIH5X.FIH޿060-M zF1`زF F,FEIHR, #D3`IHR# BEoFHR- )FHRo%O3QF8FIRFAF8F J4&(<<<<=FIH6/-AF  "7I8HR5I7HR wF`}FF;F2F)F-HR(I,HRhR"i$I(HRbi!I&HR*) FIF HR%O|B)F F*F9F@FR"+%9FHR5 +!ihH R@9ARr1>(>9>H>Y>o>>>>>8FF#h+O0`h()FQ h8 4FIH/FIHݿX.FIHӿ0FIHɿ6/FIHe0F2RK`  H1 @!RO@8H1t "!R80@zHsF0VF(FE1F(F8*+F FpFFHQd F@!JO>6u-MhFFO`!FU8 F)HQIo7!FO`Ux!FFUr{h EF٪HQ2YFzhHQ-?1@ !?F(:9hFRF@F1D_ ٜHQ Fo0F"!F(Fc"FB"BBBbB;ЎHQHQ"I FuC"B#bqA"#qq#q"#rcz)Fbcr fz B*"!"!F R%# wcwCwwcy!yA!yAAyAaoKBoHQ Fo< E"YF(5!z)fHcz!*"%O6bcr`zBar J  a %YFTHQr02b0"! " F P(f" F "!F # wcwCwwQF UtQFFO`Un9h#FD*F@F_1HQ+ F&s CZyyps!F{  6#(F1z pF- F- Fo [6[i[[[[NQBCAB\<\m\\B{{FC#{CC{C`KBё% $0C#& CC' CcpGpK} }B"}BB}Rb!H1pGC-MFFF%0$P8E%&0FEE'0"XF0EeP#XF0POYF@HQicz"zQFB"z=HBBzBb2 QX@@@ QF5HQOPFP-F3H1FP%D F0-HAo #pYFPPF&IP@0#PF@PQFH 6bYKB@3` 4`%0$A!&0AA'0Aa!D1`bYKB 0;`bz#zC#zCCzCcIdcdd9͆dN]'VF"HPv5cpF F ;HQ p) (0C#* CC+ Cc+2Hq&p6C#r&CCs&Sc*H%0fz$"z@ B"&0z@@BB'0z@`BbDAB: @f|D#|C#|CC|CcD; @f~D"~B"~BB~BbD: @afD`6C#bfcFCCCcD; @D +`cccFp% $@zD$& DD' Dd"@zeBA!zAAzAa!D9)@DX||B"|BB|Bb"D:*@ D~Y~@ ~@@~@` D8(@)D( B"*BB+Ra'Гaf`&)B"bfBBcfBb"D2DГqp&B"rs6BBBc#D;+@DpF%$0C#&CC'CcDXJBpGJB!4 pG'V"MpFC||FB"| FBB|RbO02` `pA}}2C#} CC} HCaQ,`%0$ B"&0BB'0Bb"D*`%0$`zA!&0AA'0Aa#zC#zCCzCc D;IB @D+`b|#| C#|CC|Cc3`dpFF#~b~FC#~CC~ScO0+` `p `% $0C#& CC' Cc`% $0fzC#& CC' Cc"zB"zBBzBbD:[B@ D`%0$f|A!&0AA'0Aa#|C#|CC|Cc D;IB @`HQb~#~ C#~CC~Cc+`dF FF ;HQ ) (0C#* CC+ Sc2Ha&`6C#b&CCc&Sc*H-:Д%0$pb~G'&0`|GG'0Gg#~yBC#~CC~Cc;D;: @D"|B"|BB|Bb:D: @ zDbz@ z@@z@`8D8@D+`va&`6C#b&CCc&Cc3` cc)d-MFFFFFh FY@[FRFAF FMWq6pfF&r6FFs6FFf&DB*FAFHQ. FA4@)F HQ%'8FchEE ѻ0@D5fc>c0F-0,PBzE%.0EE/0IEezC#zCCzHCbQb{#{IC#{HCC{CbQb|#|IC#|HCC|CbQb}#}IC#}HCC}CbQb~#~IC#~HCC~CbQb#IC#HCCCbQ! 0}IC#" HCC# CbQ% $0tIC#& yHCC' CbQ-0, /B".0qHBBc#kBb_ICQ`\I0eHQZYI@cHQT) (0TIC#* ^HCC+ CbQB) (0C#* CC+ Sca&`6CIC#b&NHCCc&CbQ e6d&iB"f6gBBh6BbC#j?HCCkCc.IQm&l6*IC#n&7HCCo&CbQ) (0C#* CC+ Cc+4ٔq&p6IC#r&'HCCs&CbQu6t&yB"v6wBBx6BbC#zHCC{CcI0@Q01ef-fIfefffffg+gGgcggggg-MFFx @FFH2HQp@F8F.HQfq6pfF&r6FFs6DFFfB FAZF()F!HQJ'I FAbHQ?bh FJ[FA[FJF FA)FHQ)HQ%PH+FYFQQFYFHQch5DeCe>c$ↀjeeeeeeeehKXBXApG׷FiEihB F-? HP |CA Y ih D0`  `Ea-MFhiDiBHP)h@H Pih?H Ph=H P?QF;HP$9F:HP!F9HPi8H Pi6H PO,DE#hAF/HfhPYFO -H6P1F+HPh*H Pzh)H PuS+YF%H  Pi.D I0FA~HP[TDshJ0F#AFYFHPJKH.1FFPBpaaaaaa b&bAb\bqbbbbb$ↀjeebecph h0F(F(F$hhllp`@` sF@Fй@ F@"1FuYiZa3`` `0i0ChD``(Fpo pFJFF!ChPOFp F1FF +` F po [-AFFFFFhF+ok4gah+1!8F#JP^%(FF8BF9F"HPoh,<,3B{УlBj! FG9F(F(XFXF( K2! J0 PJ e(0a[-AhFk F;hF[hF0F2F)F F;hAGo%dF hB -M hFF "F0DHP. F#;hC;` F(h!F(eУFF [E[E3H0F(;Oc(o(FYF  E(   1FOl"IODF&,o0F(E'E$04YF O,F"AF(FKMDF#a=ba(hF(0oo 2F!FHP絅ͅN]څ8F Fh#he` +-ihH8@PChhHYhH8@P86V840F FC!)Fh8@o F8@F@h88" F!FO3%`b8FjO k@JFF%ci4l3"kѥbh``#h%a i3aiiB;! Foj`j3BbR#0`1F F(l`a&#h[特bh"`h!i3B`#h`%a*j4Pcbbh""jR#p8F(9F FJs FFFB)F Fy Fop F(Ѣj#kS"0`40 F1F FA(l&#h[`a1F F]F FF pFF!@"F#&a%bbpF@jj k`k@iF3#S``#`C`hh FS``#`` F@ijF+jU(o oF F jHZhIjPR FFFHPJ Fh@h<B'((H H@h*0'(H FFi1pGhk[hGFpGhkhGo%pGhkiGo%pGhkhF`Go%pGphFk FhSF!(FL)F Fhp@Go%p-MF&FHiV TF(o8F!0FF(>$ OKFO BE[EO bQF 8xBhтH$ 4  ,CjZМBb#400lbo pFKF*F!JPC kqO c1Z1FF FAPc#b(F6po FK9FkFB!yF"##F0k1>F((F5 F#BB #Ubucoo o-AFFF@F)FAF8F F0*hBAAF8F`"#1F F#0+`oW RaCa 8IFh`h iB 88A3Kh(F7F F(` F07( iB08-E0  ñ1F -KLOK\CdB{h+ 5D7TJI( "QF@FO! O3RF9F#(мXlyXlȆȆȆ pGp FF"! kjfk# J TFop1F$(sF FF!"FhPzOB"`F*FpK`  F عci i$fiF0FFu/F:h1F F KU`W?+*F/Fo"O1 FsdžF{-A FF)F"!0Fj4# J1F(FtiF o AF(F(sFF FF!"hPF"Fyp-E$FKFF  BFIPFPF"!F(hXhF1 :hB;` oodždž(H F/(E"!PFF8c/!O,`4"FbjUJjJ!+FJOO:(c o 0F7#b0F(9F2lcO6dždžK9FK` džh0KkJ2!O!(o]džK` Fui F+X/IN0NFN(K(I FN F'IN0hiF"(F F`O2Oq(Fk4F8(i} !lJFOG)k" N^/! Nqp0Fp>( 0Fokk*k F? Hooodždždžp}FHJ FG@HB2k '-MFF F@8F F@KFUE! F8J@ F@<(F( )F F@Fعs9FBFF0FNL( 'H:F%HO5 )F# FJL\Fp)F FLXH)FJ FLSO (2 OCFRFYF0FN( HZF;FHO)F F@v-MhF+ h F@F0HHN 0DH@W/ (2)FO BF :F!FN,Y;HOR9F+NTF05HN^F()F?R?2*D0HO^:F)F FAE(J,HFHF00"hRAAErӳB(3FOR9F[DNXE[F8CF-%F;c`!F?R?2H"DO%F`ph vHRen焆Ԇ-MO FGFFѱYFhOk.F Ff(ll# FI6 9KhУl;mm)FPFX)FPFFPFO4(F((gsH #m lnKh(A0 jHO FgH FeH6 FbHbH{+`H _H@@F@p\H,%ih-BEE VHOT<`ch`}BSBNHAF(FNO1(FO  F:(fcff??$?K?׆[?l???FF@Zp$%F"DB * e9FHOO0%FPK$ 4`+-AO`#!FFFNFPCEAF8FO?0` 4,`-AO`:!FFFNyFPCEAF8FO#0` 4,`FJ@ `@ @B+8 FIF@*F F8@@8,FJ@0#ò #p#O0šFJ@0ò #p#O0ƆFJ@0ò #p#O0"FJ@( p O0FJ@ `o( ` [FJFJE醀7FFJ@k(` "`0FO0'd#FJ@X h #`o+#FJ@F h #`o+#FJ@4 h #`o ,FjFFFFhjF9F F`h0 D9F F D4`+`+F2F9F F@FJ@ `@ @B-†7FFJ@(` "`0FO0Ç-EFF FF1F-HFO\)F FF()HEOO&HOKCF)F%J F@CFF)F F"J@FQFHO6HO0HO-#)F FJ@F :F1FHO )F FF:F1FHO,MB HH(F]O4/%/D:/DH/uT/\/p/8ꆀ/-AF" FF?FHN IF8FN8 K2F)F FAhHNIF8FNK////#-EFFF0F!FrHO/QqHO1F(FSp8FN!FFjHO1F (FW!FFdHO1F(FF!F_HO{'YHOu!F[HOqVHOn8/_#/&#1F(F?H(F+ LHOQKHOL!FGHOHos;ADK@1F(F&F!F?HO1@4HO+1F (F!FF5HO+/и/(1F(F(!F+HO1F (F!FF$HOK@ձHO?~1F(FF!FHO HOn HOi+i"F1F(FbB./U.k...E.( ..../-M!F FIHOHOI F?@FIHMOHO& F?gF}O-+" FI?~J#)F F?FrIzHOc'1F F?EFlN-++")F F?2FF9F@FOE :F)F FVF)F F?!F+x")F F?c:FF1F^HO))F F F1FYHO/fNHO)F# FUJ?F1FSHO /[FHOPJ#)F F?pF>IMHNLJ#)F F?dF8IIHN' #BF)F;F F@[F(7FBJ)F F?JF+I?HNO#ZF)FCF F@@FP)F F?(F+.WF)F F?FYHN9FHN1FG(HNYFHN7%H1F #HN9FHNH+2F9F F9F10/,0E01]1>1B.r"X1"k11`1>111ChDpGF FFFj( 2F Fh)FhG Zh`O0-MFFF?HF, p:N"!F(F?JF@FMAFFPFM!F(F{/N!F"(F?4"F9F(F?."FF1F)HN & %HQFN!F(F#J?R+ h[HNH!F(F?F!F(FP W#? [FRF0F.sNBNXFMQ( N N //400Ds000/`0Q000F F"?)F F`")F F? IF HNz 0h )F F>//-A!IF? ?IFHNY &)FHNP!F(F?3FOX,+ +"!F(F?l1FF8FN3!F(F6(@FN)!F(F? F,0y++uF 0XBXA F 0XBXA F 0XBXA 8F F?عclh(F$!F?FFF J(F??x(F I?(o F8ooo)+, FIF? ]9F0FJ?F8F#!(FMsFpD`LF)F"%FT9F*F0F?&F Fo 1]0F?F0 F-MFFFF#M?O \Eo[FRFAF0FFF0F#(B  F,F F8 FlFFz #*F F(o8o-MFF hk+JR#H2FQFNO10FFhFQFHN F YF0Fc#F ,/QFHN0F#ڒHoZF!F0F?F HN- !FH0RF#0FP"FF0F?FRFYFHN0!F0F~J |H!F0F (yHo wH!F0F/D0:F!F0F0}8"!F0Fw"!F0Fqع--"!F0Fi"F!F0FS(a"!F0FL(ZѸO?-H-F"!F0F;(?"!F0F4ȻO+-!F0FDFhF8F!FF*FEHN.o1-"!F0F x"!F0FF@"!F0F-!F0FQQF2H$"!F0F("!F0F("!F0F(x+M!F0FH+DQFHNo*+orh-2D*КB(ٱB&QFHNoׇׅ,J,,m,,,1,-Ԇ!-4-V-{-:FQFAHN#0F!F 770X(eѝ70 +`-V-T-0#BF -F :F+F ( @QF(HNdog7F-8F>`h HYBBF9F0FHN` +?@ +F`5BBF9F0FB9FBF0F7F-ѝ70+--'.-l FF I:FF(####9FF F I-MF# F *hh/f##Z##)F ,(%8HNH+#!FMF# ;O(FTx(JF (F?Q H r"b"F  F(HNo sFXF? HN^Fg QFDFPF? H!FPF ( PF?H0$JFHo ]瀀Ł؁%8FlM#h 8h"(FhM( F\dFF A#h[h"hHMp F@Կ dHpG-Mh F $l+hB &(onm.LI`h0FFHO, FFZ Fp(M6( o sBFF8FNG0+=MkF@F-I@F3o "(F'IMF($MAFU;MXPFshGF( F.F  CF!JNX*I(`I(F HNP׆e臆3򇆀 HpGHpGHpGopG(opF&F "!"FIlJIl"DIl=Il6pIl /8Il(Fo0Fp Il IlDMa(4?IXer}wK`#C` }-A}FF!FiN| WCF$?miR*o }2M)FF(Z@FiCihDo-#F"0Fi(oOr!F8FL@FuihhD+-#F"0Fi(bx *O0@@* :a@w#xBch 1ooopİFFmF`- C)F 0FJM FDpo8FF FLFر FI! F! I+" I HLW K I(F F8@ o 8ht-AİhFMh%N%O FD#h0FhLF(69F(F/Y(@FI>FYh3FlGF(F(F(hFUl׆.FFFG*pFFT!MFF HM -"Fq(FFH$M FpO4 熀5熀-E8FFFF 3XhMkxa:)*#)( "I`h`hJ+  B HMO0@!1F(F8 #KBF@sSF%􄈀҆ FH-!F@T1FF&HM F(-($(>!H"h KBH  FH FHx FHHo Hj FVHcO1 FoH F F( H H*=K='Vb=w=Ԇ=Ԇ=====*FF Kh@&$!W$M4(&B0F sF F-'&`KHhVMkF"1F Fp w7ML#d FIFaCH0`Xlm۶`*̿XhHMj"iF K MHH 3]0*F$$hhBQ HM #0a1hh @ HM FO0ȆȆ-MFF FFFFP6ܸqbI`hL.F(@FhMYFFhMYFF iMFCF9F2hUHM[#FBF(F1h%QJQKFBFFOHMI` "KIBF`hLF(?ѠhMFF(F4`CHM-"BI`hL0(F "9I`hLX(F1h(9F6HM "4I`hLO0(FW(9F.HM+I"`hLF(ѠhMyFF(F_("F9F#HM"I`hLF(FhM^YFFhMYYFF iMTFCF9F2hHM#FBF(F1hJKFBFFHh鋇k{ Çz{3{zzׇ{N{{{ B!HN&pFFF . jhx-*HMuO4 F p%`)FOzua HMZ$=҆ -AF>+ FFO0" Iph(ChbB-hKB)FF3A`G &)ʁF"H+F F!J>1F()F F6)FHM"1F FH71F FHjF1F FHHԆ@'V? @@'@7@ˋ,E@]`@~@-@F#* OC HMkSIjF h`hF(`hM -AFFFC F(@!2_:"0FMFx3F(Ff8F+1F(F[%pQZFB 2F9FHMO3 F FK(FE kh J` K` o#F2F9FHMoOl(h(Op FIFFLH #(` 3`pHO@sHHOcH FIL( FIL( FIL}( FILw(!F HMO0 R[zzz-E FFFX(FLqFB )FHM$ F(FLFHMz<< Dd! FFO2AF>g!F2F8F:F00F LF1F FȐ̐Hх>K9͆ *-AFFO4 F;"F0 A4HL$,ШhLS|/KFB(-IhhKyhF4])HL$hhKF"H"IKIFK"F!F8FLF(O4(F!F"@FLF(x!F0F $ KhB9F HLr$ KhGцzцц 솀Đц-EF##MT5"FCFFFdKh)H !L2HJy#BF!F0F0(Q#0#Oc"F1FCF8FJ􄈀 -M<FHd,hB TH,HI#.#O!.!@LNOH  V+ZEPF9hLFE $hنن@4I-AFFF" FWIjbChB -сh KB h;F)F0FFA`GO0 +)ʁ L h HL  !hHL А\#]*8F F K,Fh F8O4А*FXhLFx0ahHLZ J`O0ɆА*FFh?HLC&f_HLJ$ Fh+@FYIKF.RKhAPKhL(OHL'h+.h+{@FIIK.@Khb?Kh F0(є) (0C#* CC+ Cc+9Hu6tA!v6AAw6Aa/Hh+B@F.IKF(c.?`*IhK(?Y?/?U%HhKF\8 "Hb"FL-Fx+KhCKhR(?O.?h+HB.W(i+(?PH6!l, cc$Ɇ숇2Ɇ@Ɇ9CmɆvɆɆɆ*O0IXhK)(KhCKh9Cl, *XhLFx0HLP ]J`O0Ɇl,*FFIXhKF$&FW&67B \ W-&Lކ"Lx+O0]pF FBFO3`P# #`pBO3`(h ` 3B (h0`hh ` O0-MF FF (hB=-(%sBHA(F"ɲH I HL .D,D+F2F!F!8 Ԑ-Q pG$-AF FFFO!;F2F)F FFAF F(F-AFO3*F3O4 Fgh"8F(IK(F(3Ѫ#HC0T 2,DF`h-Fh)KF` ;FιAFJHL8#F:F)F@FFH 5"8FIK(&AF JHL#F:F)F@F鋇ԐOކ\sU-;\h!x-)5axp)s)0ѕ/!0hL0(=6LmH$cxp+!L+FHL 1F(FGF H$L Fp$$KhL$;҆c҆ *FFlKhlH lH+,kHL !!XhL(.FeI`hKS( N]()F`HL!LF]H+F(_[H+F(FhFJ FKWFUH+F *|RILJDQH+FOI L?'MH+ (jJH+>HI FL-<FH+F( DIL"DCH+F( @ILD?H+F( =IL D)ЧBHzQ4X$ -ᆀ&ↀↀ5ↀcↀؔↀↀↀ%ㆀ(ㆀNㆀCؐㆀlㆀㆀ"(FKX*x?* 2`23R*)FH32x )Щ[**3MKx]*0x *24X$ B\Dx])?[K/K2 CF$J{E@FJ*D4S/BD7hhxg+@̀#/2/њ0s+))i0h <0n+s+H/F!F0h<#!FF0h/ "!iKpF F)Fȹ-"h9I.&. FJ7D FJ0>DB!F'- +OBYF9FK6%Ha+F$IKs+rF<9FHp+#l+@ЀO/6/4hQF0h<)0h,Z)F"F< F"FQF HKO ㆀؐYㆀㆀ~Z䆀 䆀%䆀<$-(!FHKl(FqHKd")F0hD_E  K`K`K`KHJ3 ^*H  HJ𔈀씈9=ꆀEꆀ1ꆀ17ꆀk *-AFO0Xh!J!FhJFh(F!hJ!F iJF@FPk;F"F1F(FIHJM )F(=ꆀEꆀ-AF+FO5(F!phJ!FhJFh(F(FWF@{9FWF!hJ!0iJ!Fc+ #NF0B I.1FFIHJ% UZEꆀ*-EFO5(FXh!J^!FhJYFh`(F(FFs1FFع!hJ@&bFD!FHJFF'D;+ܺ 2FIHJFIHJ%#!F F  @F" 4FAFHJꆀ=ꆀEꆀV-A*FFJXh!J!FhJFh(F:@FF8k )FF8IHJQ !hJ(( .F i!JFN4+F9FF1F@FJ/ FIdOztO0UZEꆀ=ꆀx F**O0J,,,xhJ,O3@  x*+!0J{$+Cx{+0FF;}+# p)d+FpG pG-MFFFFIF4Lh BF(F!hI(T hIEOeh>PFF8FF FIr-G @ 8 (Կ  (̿  C1FPFz1FF8Fu-! #XBXA  B  BBB  4\E)FHJo !Zφ*FFh (F(3 H ] (hahho@ #O0솀"K`KhK`pG( KhK`KhK`KhK`pG($ KhK`KhK`KhK`pG$(  @ O0pmF FFOa αp IFHJO5$pDDLJ+FFH I0F?(F!?b!F"F HJ!FH)(F mpjMoMtM?ԆKh#JhY`ppG( #I/*D?pGD48 K Mh,L (8(x < PM4-MO|}h HGFO6 z@%TF=r :  k (fc(r(p  x Qh9JB (c(ܠD!FHfFȱ!F/H"DJ(FP8(#0+d!@FM). /: F!FHB3#D(&FB8F|BpI#F:F1FHI!F0F!FH)1 (!B F: 0(O0 |}9ŮLM?Ԇ8HFF)* x1PBPAK-``h"!JIFHI F8d$F ( OzpI0Kh'`hx<0H(1FchYx-=Рh 7 6-h 9-! iI->ѻ7"IHIp}HIO;XF!`iI<0i+F-VF&$6@pOBO B ;!F :/H;0!F :i!FFL( ;FCF!F\K\I ,(F!FXH[FI*4r+Zѝ6pO K`>K8 :K`:K`~Os*F>0!F >}*F!F9HIO 59EҺEаE3HI4䲺EѰE*F!F.HI>,HI5Fw+!O 6@'NE8Pҡ*F!FW0*F!F0FIO 59 >0B4m+kO 6@ONE8PD||xtplᇀvꆀ0w񆀷u񆀿 #*F@0!FHIa!F0FI])FHIYO 590B4䲯@0#>  @C*F!F@0(8F"pIG(@Ā80 +؝90 + hHI#O #F6p EbM3F9F@"F9F(FI #O 64 ⲓB +VHH{߲TN3xB BAFC3LLHh"FH#3BDHHFK6B #uhCHUk@CFHj1*Q@)@06J7M_*F! "3HH+HH30J*)!F(Fk,ID+KF*HHDт!F(F + !I"J+F!F(FqI"IG+(-h񆀛14w񆀷u}d򆀾~tᇀsFFF"HFB0`O0p x-* HJx:"!HF #`x*-M*FFF@n[hxKh Kh KhKhKh Kh K<HKFhhHxG(1kh[xx+-Ѩh0kh 3ChCj w.[j+gr.щH  #7w.=/&U'!H8GF#r.7/PU'.!@FGF(;Р ZFAFG `  # (:F1FoHGo$7F&FFF%OFCFRF9F0F`M+hbHW0F`IF(@#XG0x+?Lx+G*h !##F(1*h! DBA`F@HG 0F?IE(0F=IE(0F;IE(@𪁸+h10#>( @#x++4 F ''GWFB?x+ܮ(h?1#Z2D[B#CBOAG F"IEl0(h`###Gй HF't8l鋇чIE4(@ҀH.hԿ#K¿2Osb@  XY M)FHFS$ CD }#F SEp5< mA !F8F Jd\E (\F\d( XFJT dyHF(FF !8FF JF yh"FDQFXFE( #D D'D9F!ȹ1B"FQFXFl9F!i[K(FSFYMYM -q FQHF@FOzqF FJKM FE3FJH F$<$"AIEd"=IE](hF:K"2IEI(.(hF0K0HFs$!F/HFn.HFj`9G(?î+h2FF1F"HFQ,HFL0FIE(YU FeHF]FPHQ$鋇ч#MbH0+e~ԆIE@IEF( (hXan\Q#G=#FGo^*pFF"IXhEH HF 8 p"I`hE(!F(Fp@b"K.KOIN]-M*FFFF*.!XhF!-F)ѹh%XF YYF RF3H3FF#F*F IB 2FQF-HFs $OD! F((1%H F#HbO Fmh-@5H(DJB F1 B F(O1XFM@HH6ehF- FiC K@F`9hO0"f~ȋ -MF#bN3hF `K3`_M)he]HLpxh@FwXKx`:)`@PFkx.+0Fax@+0FW0`!hFO(`hDHx)С0۲ +١7۲+١W۲+ ;HF$ F`OdMG\۲;CCT42,K!h,K.Jh#FFVE('K K9F Fh2h(#JK)hFFOl+hHHFWFHFO@FFF6@B𕈀Еsꆀu-E*FFFPF E 9IXhEF&=4--4H%F8 -.H%{F-IhE,IhEF*IhEXh(HFgi!H9FT%ch!h@FFa(AFH%#QFJHF9F(HF2FF  ldžنotIx}+ FF F"!hFF:hFhxh'`"#1F(F#'t#`-AF )F829 LF8OM\l|hhEd d @ zZ _ h n } z D-A1F+OhQ!<1F +HFL8FE*(H(63FBF9F$HF=1+7"HF6!LHF+1)F@(#!(HF ! 1 !H F@FE(0FE(!FHF   u> e  -EFF FE)FFOHF, F, >(, g(W,9it(Y, F?HF ",!h:HF "/U|"sT#6U!chF;+0J1JR# 1/H[F@FEn( HSFBF)F'HF)F&HF|, йt(' HFfPFEC(0FE>(Cl FU( P()F F\#;p![4؅%5&gN]F "!hF^iF F8FiFt ClhF(Cl Gаq ?$?Os"F(!FHEP -MFSHE1QI@QJ F 1NIOCMHNK FE1SJHE(FGHE,FO1CEBHME𱿔?HE !/Fh!E5F F((VgHXO ]F&"F)FdHE"hcKBbHE  F^H+ZHE0+/UH[THEo FRHRHEf FBOH)F F/[ݝ)K)fHHFHPYF"FDHECO1 FVAHYF FYFta(F(DуHEHEрH0(HiAF2F;|(F F@F0F,uI`hCF(Xli[ !FH D?4$?@4 nF  G AF(F$?B_HD!F(F FxiZHFDRHD0(SHFNHzAF(F#F Fi@FHI`hC8(I#iFO4DJ{`DK E&11F(F 0GF`xh$Ci8H$(Ri6H$(K1F3H$(D1H$(<.HD= 60B  )I`hC(F%I`hC(ޮ(F&i 0F+HD'Z=QB膀_膀f膀v膀膀膀膀HԆ膀膀 醀zzz醀$醀7醀K醀m醀^醀h醀E-AFFT I "XhXChBhCF"F9F0FFA`GO0=FJHD % &O``F8h FF HD ` (`0;h HYhD $h+H0F F"Dl"hFFFOFPHjDo F@ F,ކ"hFF!1FPHjDQ F@ FކFhF"FF.8FJ HjD/(F@o)F HD% FFFhhDF8F;F(Hj_sFSFZBhFZATF-K HjD(Fp@4)FHD FpFFphDPFiBiBHD$0F(бjHن$چ+چXچsFSFZBhFZA F, HjD Fp@!FHD(Fp,ѱhHCRd "phFDFhB2iB ڔF2i HD%FD F(бjH]0" $KKFHKDW\  M 0F biRhj"F(F[hD< 톀톀솀*8* 8]hI(FVFP)FHD F8@_o M(h( HDO0 $+hYhHjZhHD݆݆݆ކ8 FF!F HD,"F I H8@D*F!FH!F8@HDڼ=%B^g-A" F(U 1Oi "0K /K i[h,K,Ish+K+Hj*KDh"F)H)i"F'Hi"F&Hi"F$H$#H)BF:F%H)BF:F0F"FFFH}&FOB F8Fhho6 3܇<솀K솀\솀솀k솀솀܇놀z솀솀솀솀솀솀솀솀-MYI h)G*?"F(@eQHjD&(FOK(!!MJNHF"(FG"FFJH(F]"FFGH(FFshh"h:Bmњh@H >IXhC((0%#+-')HD|! hFhXiFH$(>YiHDb$HHHHHHHO4O EΆ̆ˆ͆5͆B͆W͆͆͆͆͆Ά-Ά-AFFF " FV Ij`ChB , h3F!F8FFA`GO4 F>*8!XhD MF(h Fz(`8HD 8O0 ˆ-AF')FXhx-*%JFhD3`>. (Ff+O?+#F9:FAFTAi(%O5CN#+8 *-AFFW I "XhT@hCF:F1F(FFA`GO0PB#0 FFJ A,HDuF F 0 ! HA]k_HD],FN~*-AFF[hx-*[xa+!<5, '&DB?+f+_H1J.h`0kBF(F,IA` 0 'Z'B70BD FVF!FH ;F &P+:F)PE&pџBKW# A8Fr+ K)FhHCkO0ZCNUZ8oZ0*FM00 M0hh#FȱOa FJC "!FHI(kh!x J#A"iF C p#"iF O0Dކ 醀-EFhMkh*OF3fC;U#CFx8jh+ICo4.4 C@6'$O 5UbBg(hB7EDco @3B #U#Dcp,F#4@6B" KUxJ " M O0ކ숀*FF"O0pGKhpGC K0#0Or x3iF ]iF  醀-MFh#FFF 'F^F ;-`h x-)4!C*F!>4/OP"9FV:HA4:7K8HhC9 s)b) c)O0t)+R '+NF#)dF+DO PFM!C4FICHo {LP"!HA۸y]j j8`q H#7;F"FHN8ކ߆?Ԇ ߆*-EFFF@"IXhByF(@OH1_+FhC*)FFhC%F_1_ ԈgԘHH BBӓJ DBOF_FHwHt_O"h__#`!h__H!FCR~HV"h_|H!FCH0q_@_wH" BFAFCFtH;!rH6եpHBOC1_BB`J DBؙfH9FdHC }"aIphBP@FE*"[I!hC{!FhCv,FUHoJPDB-PDBӬBLH/!0iCV!F DBGH h+hBCH+FC15@co,"2F!"FB-!FB-؝B&@`B"qFB'FB(ӅBF@aB'ӁBW؍B FTB[ӡB]ӥBS#H`2 hB hHCsf1CB{C hB1瑲"چچچچۆ0ۆۆۆۆۆۆ%܆P܆|܆܆܆1݆܆݆M݆BF0в xϲB² x1P pGOrF!Ht@ I HyMa :HB!POzsXCBpG pG LFgx0?J@I`x ?HQ`x >I`x =I`x QA2IYA ZF)FYA YDO[DZp(FA?+FVbhSh`? к Ѹ6O q /#CF# J`6R&0 F F (.d+bF*.FD@躇LA7=!FAOp0F0!XY_F!0[YB0F50XY(;#tJ`**׀@΀OXh/@+%F!/F!0S'0B00F;07 0S'0 F  F( *kTHpXXx0+(;#  D# [/(FAi #+T(DBp!(F(Fz?Kh{o FHAHA ]dždžu T X T 18I}@~  I K J[`L D *G!8z dTC  pG pG pG pG pG pG pG pG0M#30.FU;@L@GF(2hIHA#? D~#hFJ2FHA@e1FFF" FF<D$%F;#F8ғBqӤEBqҘaFU+%FQK$FW;!-E F!FFF3U!FPF3^CF:FO OE&pHC-R{?'`(x ?DDpp D  3-M$ FFFCFF&F;O ZF!(FF ]Dȿ6$ȿElEL &FRK$FFFF3(`L#9F0FJ2h#`#)-MFFF2 !F(F S+ +"9F(F2aEIFEHA(O0!1F!F(F2 F ;FR (F {+ +"!F !F(F $2^F ,#F#FRK$!"FF( F D4OO E4BF1F)?F D,=O6X-MFFF2ۺ ;F2F!F(F M2̾SF2F!F(F2(F FFFF2CF*F9F0F20F, F2*FFIHA` FV0'7F1`2FHANH F$ F0@#0#F!(FJ22FHE)D_S)a)-MBFFF$ F!=J(F26OFFEAF(F2 #[EBAF(F2O8:FCF(F2 2mF'HATFAF(F2p(?"O !F(FJ2&6!F(FJ2 (F2?FHAO!F(F J268F2%FHA0!F K(F J22FH$&׆9͆&9&&s FFP2*FF!FHp@A)p憀-E+FFFF #2F.I.HAO4 F12&IF'HA!(F%J#!F(F K!J2: &CF  B \ C# CCF:F(F!FJ(F22L IF H2F IF HATF03$TOj'4'''#iF#]-M=IF2(q&:O9I F2F F1;%FB))a# F1"F9F@B(R9F@1ع+I@ (D  F ȹ  E! F15FACF+(IA/Ax*  E#O )F FJSF#)F FSF J6 <'E'ІN'^'X' FFh13$FB !F0F1#+B!F0F2 hQ3j1 D DD$d$#s` F4#2F0FC2(K)pF IF11FF F2 2?FHA-HAHA Fp(((")phF$HA p F12FHA 6ai )" HAi+ai"H AHA#+` ))*0*upF( HAj$ FpN4hB)F@($hQ\"K`[`K`pG\X F("!x$`d` F88Fhj[kK(F0)F HA)O0 KZh\`#`Kb``h 8`GQ\X-MN`4h\B@FA%H4W?kZh)FPFh@hCYh H@5 -$hXF@\49Qu!QFbK` !FH@ XbR8 MF(h0!F0?r(h8 F( XKhpGX-AFO=hB1FH@ $4X?[hK1FXh?F 4U$4 ,-h\+QKh0pGXFFF ;FO21FjG(( FFF@3FO2)FkG pMHRN,hB HK Khap@ H1@;0F@6$hp\8RFRuXLR-AFF" FF O0Os@B"AF8F (ѽ0DA 3`+pp" |0H@ ]O4  Q7F FOzp0 ")F F Y8H@H@ Or0B@okF")F FAH0")F F 3H")F F* H0 @`d _vRRRRR7F Fp")F F 0&H@s&H@p ")F F !HOr0B, 0Y kF")F FHS0")F F H")F F H0 @QQvRQQQ#"D-1,*AA!+1g" BoBg@a𵣰, GFF0$?bp 'pb 〢OB)*[(9+Ozp?>93 #oO00hn#D$d%#"(PDA"C0} G%?F+F"!FBF(F H@~ F }F1FH@uo")Fp$668BhF* F#1#f1 +g0&+%+%IH@Ko@!%fg+*"HOzp?l@+# f8###WQ-EFFF%<@x#hn"A!d# F#A (=ֲ")F2FFF(#2F)F#F8F(#x2F)F#F8F("#xcx#Ie\B3ZB\\+#xB F#p#(oY+8FOEYk(M)` o89=+Ozp?o3 TopG7hn&A!OsG"#AAF(۴#I Bo@"Bgn"f0Fp & G$?ʲ#F!F(F(H@:o"p1FH@2`g FFʲ!q#pp#&QwBH@o$ED&1+ 3nhC$Os## "DApu-A} ?FFFF$?˳³#p(z#FF(/#x+,O38c9#FBF0F( #?4ZB"F*p }Bcx+#x;4F?#oo"-MFFF(Ozp?1F F0?@ !?F;FF1F FGڴ !H@h(Fc>F0F5Fo `ix)ЙH@S<*x *FHO;)FpFa^F1B!9xzx*T0**? )ІH@(9BۃH'1x[E3Дa.~H(F%Oz1B&O @s F19Fp# K%1#&1;xDr#C&!2&!) )`HADB^Hs]H#sC%ݒXHl %p D9F D":sD\HxB"T Jp)HHuBFHwpк?DHp# p F D9F2F)F Fe60B5l#hn FA!d##!AA "FH)+H@^of gBp?( "1F@FH "1F8F}1F "(Fx! #BF FV! #:F FN)?Ǯ #*F FDU(Be=#-Ah`FFFF0 H@ F1F(FF(Ѹ(Fd#ih/`#"(FAA H@Bp?.(FA/!(FYF( pGd#0hn#D$##"DA0d#pA, *%)%hn#D$-DA"#Apd#0hn#D$##"DA0pGifv8 pFnhC&d#"#FA#AF_, 1+#xbxC"HCs_Cc#p cp0Fp-M ?(?NFBF1FFb۸@(F"1FojT9F(FN('O Ozz (?"1F(F@< ?&BF1F(F(۸@ 7/O O41FH@#"1F(FTco"oг ""1F, "1F(F8 F@"V -MF:}, # F&?(L`"1F(F('7x1F / '(F:F(:F1F 2yx!C#q #r" "! yy3+r@szcsx 9y"zC'1+"!(F6#<0`@// /+hn"A!d##AA(F#AF((F(&@, F(O3c&gz 9B򪀤H0"F@B8F 0d/d0&`azp a 9B&O 9BT0+@#0KhBT 9 ; g#? J BД {iB1F(F ^({ ;iB#ihS``#2z+"srzbszsA`/`@h#1+?X@##dS@4S@s,9i8F#c1+l.+hnA!d## "(F #AA(S :}i66"1F@FI61F F_! (IH?Mo `D`{h `z``a6`O  C F`:iB"ihJ`` F`#ah ;I"1F(F Е1+"1F(FAF(F"1F(F}+AF(F<AF(F["1F(Fg?."1F(F^"1F(F!i2*a1F H?#0 \oY Dh . G@9i "a pGFhhnA!Os#"zAA"!#(#h9%H> hazhA!nCA@AA H> hzhA!nCA@AH> O0IpF "!(F@C h0hnA!Os #%#z*FAA!#SH>o hazhA!n NC1C hzhA!nC1C(F p`-Mx hFQHh Fn\BO$ kzD4 CD@DD#&BzD4 CD@D0+b !F(hFZO CECFFOs !FSF(h F(h 9+LЙ?!FA*h9 E&+h9*;&(h"hnA!Os0+zAA!#(hI hnA!AA +hI0F  E 3ЛF  Dѵ#sa# F%0$0F j hnOzuisBp>=ѣi3H?Mao #{+ 3x++ 8 @Bp#++O0 D-MOF FGFO а G&?)F Fk{F+@)F F+ L0+M0+ (Tл +h9(FjGoPk{+< "!0F&#3p0)F[sp#0F3q0@0k{F)F0Fe+h9ՔB0ùL /.ݔM HL @ !x#x++ ++Ѹ  ݔM HL @ !x?O0H>F:FFo(ۙcpLF "! F`##p0)F[cp#0#q@0 #0 F+kG`p-MFFFF*eo FOF !/Lz `4POcUE(C+ #!Zi"HjC "`[*"p"pp qO Rbp0YF0 H%rGȱ XF" z;ѧ !\ c8F  DD-MFFFF*e FeF <!./Lz `4POcUE(C+ #!Zi"HjC "`("p"pp qO Rbp0YF0 H%rGȱ XF" ;ѧ ! 8F  DDOshn#D$"#DAk-Mx FeI ư W *F'?H&?4 hzhC#n` CC@CVK3`0s`Y0`O3s0)FsssOs  #2F hS( FXO0FchA0>* hfzhF&#n&C0F@F FUA1CA@AOr& ( h9ո?azZ(Ox #:F1F h( h9azB( #:F1F h(:hKB0zh;B;{+&B+ц1FzpUSBCUSBSst e% N0 H?k p~FAh0F?a F@5X.<"K`pGl(H?HLH!h?C h(̿  @Bnl-AFFFJ&!1+Cі"1;+>8"AF FS'r%`"1#s#1+cs%P+&?J?K!QbF#"c !B ܐ"(Fczzc{ zk!{ +-1H?0J0K0H? +!*ё*a6Lbrr+!*ё*!r.!% 3 1zѱ%0+#%0#h(FhnA!CAAA!bK$9(F( ?O# I#1us-MFFOO °~L *? hSrz0 "! F##p0[cp$#0#q1F F3kGF`lH?LO70FB0+єL0:+єM0L BaH?5k{+х 8FB\H>a /YK@Ԛ0"+# ks"E  "Z#O $0U0^0 "!XF)0"[cpO  01FXF3k"pGF(sh GC'?s`"8FpO # "!PF%""p Rbp" 1FPF2kGx;!H?shO4b#s`Os#;h{h2?!!?#""?A!!/!!?4##'a G瀛 -MF , W!FF(F#(f0h'hn _A!Os#$?3zAA#"AUBؿFOȿ;FZF !>#Os0"I, t#F,#FCrr1F(F(030F m F(F(7GE$ IF((FobiJS m +F-hS GU ]F= (=kh 0H>Go m#h[h 3`iGF(%j+hBU FhYF=(=oosQQu-MFFF(CЃF[ @EF F80F=* ` Fo Z PF$h(ѺJ|1F=(УEF#hТFT Fg`kjjb``j3b o-AF, FFFsF#`Ba aG`aab](F=`8 F$ F` #bcbFرFU ?hBѠh F S 8F3F6hoFbFh)hB:B*1`+h!T*hH2D>c+h3+`:B4`)hd,Hb1D0D=+h!FT*h H2D>H+h3+`< @o l-AFhFFF<8 +*N#hBNE @F;h;;`0F#h;#`+x h + 0D#h#3#`50 `(x0H#h;#`!-M0F FFkI hO0FJ`J`J`JH`J3+@+pB# `8F#(F3=FO $F,O  ( (? #N+U+x+@ F2hK` FOc !+E.FF#3 C (PEq o,ns3MT[(O(b(kD 41+=o!0[+Ѝ"%0(~(ѝ"01;+  "02+Ѝ# 0+ٍ$~(s% OcAF <$C!(kD ( C+RaoxeP 5PPPPPPPPPPPW+@0)K+D"FF)D=I !FFH>  #F<+ 3瀜숀숀D숀숀#$ 0 <,чCB(]4},? <Bp< k1ZFF)D=YFFH>`   RABNJH >K z;B?B;jaH>8w <b,)?&JH>$ S;+(1цKh*Q`1IH hh`hB` 5}KS!@,)q!F(F=t(F=F(?*FFmJh+mI hBjH3h`BĿ#`hBfJR#@_L 3[J[H> ;+K\E#8F+U=XD@)F8F(? OcAF!+?2hEK)FS"= 3h?J3+#h3`Bȿ`=Jh3`=XF8Fz,Fܠ fƲ ." .&S&QQQQQQQyQQyF.G.U.%@3Bv .h#8F#pIs(L,D#H#p.`#O0+pPF$;CE#,FىD숀숀숀숀!숀݉!F(FF+x +}!F(FFsKD#3k3a3#`0 Q"I pǼ숀-Mm FFF=#$"FFMo-w##p mGF+k; '.\)k=XF1FF\. \)`8ЃF1F`++'.\)Dk=#$.\)#(.9{.7-"pfp%4=4).}.iF#F >sEۼ C!$"(8?+-;=3#F#o\++ЫKS CkG@pFMU$kG(U$p@lG@@0 ZpGF  B0 ˿2pGKS kGpG@񈀹  B0 'pGF  J0KXhkGpG@jFGpF8F F)(#(KC$P, 8x IQ`x0 J`x I`x Iax IQax0 JaO0@Ů5߮ђ(KS kGO0pG@@0 ĺpG(7pG Kh 0+(@( K`Kh`FpGKhpG"K`pGFFahB 8F FH )FF F8@\O3F8FIFFF=` FI=0 FI=  0- 59F !FH> 쇀8f?f"KF [hpGp$KF%F[hhBh"`FPHk0F7FJ# 3>Z%?(ѻ[F !0F <5"F)FX+5@xC  ;kEPFX+ '&(F(є4+94Z$x+F ) %!xa0* ZxA) 2Ҳx*%30ֲ .١A*ء7BJ;B4#*4# 4#4zCO0Pt '&%O {_N] -MFFFO zL)44+.+BO +404,504B o0O34PF4F(@)є+4 +$ 4Bj#DB*4 $C4444+Nє)4+4+ݳB3FFF8FF4v[44/D+DD4$4\- (D<+4# ()о$4\- (;48$ DB8$[4;۲B8  \$A+. 4+#)4>(4+  C 434F x#)4-p+4?jP;o(4+  C _434pG FL4;+ H E B ? < 9 6 37#)4G(ڽ@H;+0&KS HpG؅mH FI;##p 邇VIH; V邇FIH;"## vU邇F FdFرm+h[k(F n``8)FH; O5 F8H; F$`h(`h ~F H9F (9FH%`` F97S7n77FJ@Cii SC0  8FFX$- \%" F $8  -EFhFBFFIH;7&0FiD B\"FIH;("H;"OFPF2FA3DDGYFOC"(F(FFji# F9F?FQF2F@hZFDOC(F(F IHSFYF(FkiXCDDGNOTT=TT T$$$   ), o pH:H##p [n pGh+)dKS!pG؅ F9#IBF6pGN]FD 6 K`` KcCaKaKaKbKCbKbKbCׁ)ׁ]ׁAӁ)Ӂ ӁԁӁh7epGpJKFzL#DBahB40FciGch3r Fp4B$zzz;F$ F!(-E{F+OHEh7)E)BKRHHE;&)G1)DHEZ4t)b)C)I)|)+Ѐ)ZEzAz5H;5Hc{3H!{)NKMMMGMI-HEZ;(H;Ah'H'H'H&H&i~gio %| tC  kClC I$ F)F?OX: FSFOH;HHHH;|HbgJʿݿ-g迆u򿆀 QpF#N#rKM.DB FkiGkh#rp5zzzpFF(!zp@!H;(h H+#hI+01+++$&+,H7+C+H |+ b+t+H+HH2FahH;+i{ Fp@GHHHHHHpxxy_xxxyx xxy#pP0FFFqPh["F1F(FG(opo\o%8% F `iK`Cid`,I:$I :PP(F83x-M FF.! FF:_F F:#,U FF F;Fx{"F9FH;ro(Fk0FF PF;Fx#RF9FHF1F8FeF(#0oYF7(@#{+#hC+ F{|-M F!F`Fx"FaHFH; Fo @FPF"(F:((FI:(:!(F:F(F:-"FFcT4:FYFc ZFrH;FF̱#x FnI: F;fFx*C<*FfH;o 8hz+i+OZF`H;o 8hz+%$2F!F8hF`l-f*fѥBx"1F0%F4,-ex"0F%,FR8hz,ТGc2F!FF(B!FBH;hi+,ZF>H;|o\ [*+BiO ?!!?##?A!!/!!?4""a1F8h.$*,6 "0F"I:@1F H;=wH;99hFJi? ?##?@ / ?4""aK|V|#{q|v||||3}|-EFFFFбh۱$ hB2F!F8FhG o FQF@F:(4O4o%O3ҿ-MFFF FY#!(F:F((F:"cTFFBF8F( RFYF0F FYF H;0F BF)FSF8F[*F9FH;v5v7F,hFb,C,, KJ7,Fkha3 I;M0 KJt,FJJJJ[ziz^z啇cz-AF FFEhF<08FWhBbBAh8*F0F0!DAGo% -MFF FFhF<0@F/hBbBAh8*F;F0FF!DM`Go% -MFF FFhF<0@FhBbBAh8*F;F0FF!DM`Go% FM( F@ -AFF(F(-$O`!F0F :F !kh;v:AFF(Fx"@K 4, *vv-MFFFFF3h<0{0FuM((0FGhWDki:F#F0FCF"FQFGBF ki:FF4F FWFo%-AF FFFd#h<0k;F2F)F FFA`Go%81FU+-ѐ1+)#FrI  34, " I69 8"IR9( O0O0Ci#s#@3 ?%?+F"!F(FO0F(F(cn+1+fff-MFFFj0?#?@ ?#? TH:O07F[F"@Fy`_(yh FKH:!U(Ѫ*FEH1;c rF |(x@>(y(;лjB813(1Os`j+@FCC D#`ꉫ1FCCc` .I,9+y,ISBSA*x[*Cd:k3FP:+yu0 A(y8(65eEy-(2bEXF(v%%`0Ic`Osd`,9PPRCCSD)FFFTvvv3vF"#F*]-MFCi?3#?@3F F:` PH:7F W$?#F"(*FGH: F(!BH1bx{DF!y)c-=($#y+c4\Eј0*+Ѹ 0PFAA;hDj:h3F- FEѩ)c"BBCC*D{`)|-о*`Fc"BB(C C{`HKTF j1F{hH::-6)H*+єTvvvFH:"#F F26y8 @BpFFFFF3F"(F(JIH:$ Fp(FO4FvQJF@i Fci-MFCiFoFFгvM"+F! F(+x+'2FahoH:O:"mIh9i@/3FbhiHi:O 0[0E +F"YF F(+xk"\I]H9DF/3FbhXIYH+/2FahVH  H0G"K+I0 FKKJ0KkYFDKz(/3FYFbhGHRFYFSF1 2D*+/2Fah>HU++/2Fah9H9I,91F  F@"! 0 +{Bш+/?hbh,Hb1 2op(D+/?U1Fbh#HN0+"#O4s0 aiћ0 PF0Oc#Osvww@wwXwwwx3mxBx#jF!]𵡰#!F0ahH:! H:% N )F#0F5:#)F F0yz@z# Ip" F M0#\.#2$*;#$0HpYDi!FF@>D?4$?@4 ?&?#F"!(F(?.JU#!Brty+S@@(2B 8FO0F`"!hFN"iF F98 FC~~ B"~BGB~C#'CC! CeA!" AA$ %.B"&!vBB v#B lv"w!Bw"! : " $0"Caw&0Oa+w% p#`'01 005C#2 tCC3 `tCc4 3B"6H0BB7tBb!BIAK0#L M0CN0O #{b{JC#{!FCC{tCb# tctCtt-EFCxxFB"xAyBBxFBby%C#yCCyGHCcFIBBO0"AF ")F@Fcb{#{!FC#{(FCC{Cb"F @FSEc~"~aB"~BB~Bb#C#CCCcBBє)0( -B"*0BB+0Bb,0BC#.CC/CcuӔ100 5B"20BB30Bb40BC#6CC7Ccu4O0 {EFI PART-MF HF(|,zFi@1F=f?6&?@6 ? +? "[F!(F](F_#FQF(FU(FWcx"xayB"xcHBBxBb#yC#yCCyCc\IBBQF F*iin"8F8 "9FPF9h#"QFkfhQ P0T`C#R CCS CcU F&V FFW Ff^C#0 7F1+nff>QF0F=N @ F(ii0F=BI0HFA!J0KAAAaSF2F(FBPFQ P0UC#R CCS CcT B"VBBWBbZCQF[Y X0C#Z CC[ CcB  IGNOREMEFm Fqi8F=+F"iD0F( ;F"F0Fl~ O0O08oEiF H2 )FO0=)F=(8 8di8!F=!Fpzs#F"F F( "i# FV:CXBXAp-EDiFF!F[ F=~C?3#?@3 # ?E$?{`o 7F!F0F:(#mSE@F!O0 t< F(Д!0 FB""0BB#0Bb*`)(0C#*CC+Cc3k`si`yJF ! :I,9g"I F900@ @[H@"dP9@F D3օ-MDi!FF[ =%D?4$?@4 O&?1F@F `6(EH:EH:DH:DH:3mhB7F Fi5(Д!0 B""0BB#0Bbz`%0$(K+&0-KK'0Kk)0A!*0AA+0Aj,0C#.CC/Ch F[F)FzhH:?100 5B"203BB40BbC#6HCC7Cc: !F H:H:`y~yyyyyyy-ADiF F[ !F=2D?4$?@4 $ ?(?:AF0F|`z(F )F89xh F7Fo-Mz`FiQ0FP F@ R0F@@S01F@`8=1F@=f?6&?@6 ??*"?F{"!(F;`k(F;hH"!p;`JU";h&!"ơ!a*i1F:! !(FRF](FєQ P0UC#R FCCS 0FCcT B"VBBWBbZCyh#Y0Cb{Z0#{XC#{CC{!FCb[0F# tctCRFQFtt#F(F(Fo7FI0HKA!J0BFAAAa{h(FE F100BFA!20(FAA30Aa1{hEc~!~~A!~RFAAAa#F(F(0F-MF(`)0FF&*01 FF+0Ff00 FC#2 7CC3 CcJ~ ~C#~CC~Cc3I0HH(J0HHK0HcOQ P0FC#R CCS CcT UB"VBBWBbAi=E W ,W*VBPBBPB  !@# ZB"$%&'~ZBEt)rє1 05A!2 AA3 Aa4 B"6BB7Bb ()@ +!, -A*./ $I"(F"E8gFF"0'A !H0 8DB0 H"9F   B Ppx75Q2FD]"qoLoIoFӅE# pF#KpI#p #pP# qA#KqR#qT#%'q\# rMrrrMsssvMvvv wMwww siF;" 0! B" #0$P%P&P'Pi4P";"001 B2 305P6P7P F#I0CHJ0 0K0E,0/0o"() B* +:F0FLPMPNPOP-P.PP0QPRPSPT0UPVPWP%tetttXPYPZP[P88@ @B-MDiFF[ !FFF=6D?@ !?qF"F!)tiCp!F="D?@ !?\F@(Fo  F"F! CFZF)F0FFxSF:F)F0FF(:F)F0FF8F(F#F"F F(O08h#! P%E%"2iEE#:Ee$A!&AA'AaBB0FG8O0-EDiF!F[ =%D?4$?@4 G *?  U"#0FF2i G;$?0F+F: 8#JR3@BHh3 +H.R}FF$N(FV48@KS4`s%(F4 ,t.O>&(h,<,3B FChFB ѠiB F(j..$F%F)F0FA P;z;4 8F^5, 'F({+K FoF$ O!F(F P3{+!F8F9c0FB4k}7 FF0)FH9O. F0Y}7F FH9@ F)FFЃ H92o F0((F +{+oj}w}hkhGo%pGFpGo8F F )F F8@׾8Fhh F!F(F8@Ⱦ-AFF FFh,<,3Bo FhBChB@(FjF h@ø(]; ]F0!F@-EFFFF#hF<0#Ci:F3F0F FCF2F9FGBF ki:FF Fo%-AFF FF{#h<0k+;F2F)F FFA`Go%-AF FF\#hkhS2F)F FhAGo%osFF@3F*F!Fp@posFF@3F*F!Fp@po F!#`o7 F((F%`0sF FPoh,<,3B0Fp FhBChBFj,<(0 -M ?FFFFF,/RFAFFX4F% h,<,3B FhFB BhE8Ft`\Fjڣ F?!!?##?A!!/!!?Ea4%%a`argD``-AFJFF!ChT87[FرF F1F ;FiF0(F F ,3B(F FhBj4F,! F F(F-A!MfF4FB6h#pE qEwErEDEӤE ahq``!!`)hL`,`, J Sh3S`!iPi Jh3`TI@I-MF )OhFBF/:ijh B""JThJ``""`b`hi9`aiACBi`"ai0Fap FMQ F(2Fi #aeaJhL``h2`@ITI-MFFO OXcl F)F Fcl F! Fcl F! F FFi+#lkS``c dcl`h FGF((F8o-EFFO U4OT<BPF#hB FF8ahH7zFk4F<hFj;g! F#j[h[kC FZ! Fi{hRkj[hkC FH! Fvcl#ScdFF(oCl$ F" _F(F2F(FiF/h;l oB3B' ZL(FF({i+is;l _KF0(F"kl #kd #F( Ooto(FGF(jh IH6hj+(FG(jhIH6oootQJ-EFFF'ozT4P>>>+R\Ҳ_p ph((RZ_RZRZRh((RX_RX`RXh(( _RX oF F!]7FChjFF`ch;+   0+`00hBRمh@Ni,%%BG-E ihHaLȹO#`+k"hB8#`@ !hL8` "h I H6jK>h`0F2F1F6o `(H@oĆDUzĆ%&'F ggP0$&g(Ue080F F0ñ JhD0U0 FC0r 8 FmG(o D8F*Fkn(FGFKh#ohH6W(FL(F F8PLĆ-AF!FFF BE(ICF(H66 F&I F)O5(F20 3DB FF8 Fg FI 0B2FFH6 FSI9F03D06 3DB% FF(TņƆ0Ɔ@ƆgƆ-M F!FFFA B ;FBIBH5O;XF2. iݰF'0CECF+F#F(F3@"Ci*FFx[FG ZD   _D;]D&Q 5 0 B|8 F!FA? F #mG 0ñ !Aq !&!aq&! HaI H5T'F^EHS FSņPAņ\ņ7 FMkh^hpp>pB(" K-`m``co"oS``n'ggg FGso F4FpdIT#NO0`H F;`F8I4h!FH51h (`@ @B9F F(!FHXP$†`2†V†-M(IJh FEڰ"FI 4CF " F4&F. 3ex!F;H5O03WxR3I4 6G .&#(F/I #cf4Mȹ3FRF F( F&KpZh#gY`0bg3 `0(FI4.Hx(FI4%H(FI403FRF F6(FI403FRF F(FI4H*FIH5ETX?dI䒇mׇQ†-EFF xFhO;9F4Fho F;*0&*33AF4pF(I4i0QF4_2FF)F+F躇w†S-EFF"CPQFرO4 F;)FQF4+:FF1F(50BFXS"KpFHFp 0H5o Fp4FtnZF( H5y H5v(Fq2F!F(FLĆĆĆĆplFFMĕV pօpFM+h#` V$ pօ-ANH;4hOp<pBjFj #FBF)F8F5$op<dIņņKhpGX IF hpFSpOB jBФpdI-MF k FFF@k9H5o`l*hAD@B@)`sKe>Ke>K#f>Kcf0o0;Kf;L#h+O@ w `(O5H5o @F3I4@XF(2F-H5к)Ih4F(F8i5 IH4; _O M_x8FR3c.п_OqxFRㄇS􄇀-EK)M''FFFOzv@J/D@F3=;xZ_ > I H3 H3_OrxR".F􄇀ㄇQ8 M KF)FxZ_+ yZ__xOzpR38ㄇ􄇀-EF)2MFh2Kh.FzZ__E(BF1F FFF_z$_Hbkz1FR FBFv0F) 1F F_OrxRox"H3v@F3_ObkzOzpR3_Hbkz1F FR_OrxR8Fㄇ􄇀Ra8F@F(F `JIl``(F8` 8E-MF6+ h]hi</tHoxpH?nH)F F(ѿ_iK-F R_ R_ R_0R_HB' 0R)F F(FVH3)F F_Or0R(Ѓ ՘0Z_ ;_0RIտ_"0R)F F_Or0R;k/:H}8Hx?:F6H3r)F F&F(i_)K-FbR_ R_Hb 0R_EOzw)F FBC'?H3S)F F5F OHt _ R_  RYF H`/aaa􄇀ㄇa1bJbjbbbb-MF:KFBFFD8HQ7>,5HO0O $*1F/H7*@_,J-K /FZzR_{%_Z{R_{%_OAZzR_OrxRK1K BOP7K#OS S HOz`I7O  O @3$QXㄇ􄇀Mb}X F`"F@Ahhf-MFF FhChM`h`hK~`.FkzZ_տ_"kzLP0R2_"+zOzpR2_OBOzxkzR+yZ_ԸOzp2l1F F(@𪀿_zR_#Ozp2S1F F;_Orx1FR F:i({4_JB_{R*@RB0B_{C0KbRK _{ $2 "+_{!R 2 A _{ $2:#C_{#R 2A_{ R2_{$kzZ_Oп_kzLP0R2_"+zOzpR2_OBkzR+yZ_ 1F FkH3{H{ Ozp2_zR_#Ozp21F F~_Orx1FR F:iㄇ􄇀+a aFFFF:F1F(F<#0#FYhkh K@ @BCCC" F#cFOzp2G" F FO`28 F7F))&$ao7 Fa 0(*1[hP1hF1O01@#"~R$ F!F( FH3(Y (KS HpGW #0#d0 F#" H#`p)Fj@ ѳ* ,KdkAL,Bd!!CBB@r#(F"F0OzrF!(FbC|F&iF(FF8Ro d 2t0FkBomFpOtOtoOzr FJC!FI&O(FwpS`o9B H3 oE,6Ozp254F4F,H3om@X Y0c#0#" ] -MFFFF@hF`(Fz(*iB*H3&0F Fao(2FAF F%FFEUF(]F-4""!i bo## FF- !! F( H3{9F*FBbo /Dѱ"SS#0##Or# ]0KBhPB} }0 ?$?!F(ѕ 0BoI 0Bѕ 0Bѕ 0B"2(@p)F F}!+ #"!0FvF%- ?%?)F0Fp K*F F }p#oFQ-AChJ?C|BF} ?%?)F_F(@0+Opn(Or)F60+JR#Ka`B@0RBR^#C3BOPpvK(&bB0j00`Z*#k0 f 0i.D g [0#00[0#F0 x,#,'J` #K`݀.CR3#1EƳ 0B0D021BS262 !i4##"F F(F#00[CSR4#0Օ0/ѕ0,Օ0g#00g#i0 00h0'8F }. [CSR&#l"D33o o?@@#"F!#"!)у#"-EFF'_ i0"#!(FC F(? N1F(FqF(F` F-M} o*FF&?1BhKDJB ٦H3No{ F }f0ўH@ HOh/58F!F6F90!FF6)H3%o+i[FO F !FS;0F6F  9YFH3B k 0# C˲D#tH1F(FxF(і 0B0DEQFjH2{ 0+ՐLC  "OP zFF J_* (њE Ж0RHIF0NH2O4?+?<0#"F(F(d#00gO O"x!(F۲ҲF(W  O't!(F۲Ҳv(8я'FOZFh!#(F۲a   _73/ќ"!(FJh+?ծ0SE#"F(F;FSF"!(F3F(оF?lUUUUVLVvVVVBhihB(!FB8FaupG-EhFF-@€xI%vI#1# Fa#u( F(@O`1(x FF(~#of#a F*F)F F F}F(h F#r0#h FhRK@+ #Os#*F(0+JKc`@77#"0# F(J)#0##hbhhREOCC F+?WOzp1u)F(?z 0?wj#xsbiF(?{(F #cs#a#Jahd0B2b`%n) F <F)! FF#k+ 8F-zd 1-5#0omH2o^F%U1U>UFh[hCSCb F 0`H2oz! F(#0Y-MF2`h %(Fb0+_%0P+_#40##" F F(@v"T #40d0*F# F F(@^ch"+B0 Fd0 #40#d0 F(@DahOcddd&e@a9)9468: FeF(Ў#kP+ F(FbF! FF(@#k+ 0FSzd 1ROCc`#ks#a#d0rIa`HA\HP#0 KC!#gfchA+FV@&i5cg.݀;|CC&"3  #>CC ZC"62D&2#"(#*#,#.#0#2#OsBԿagcgBgmck^ "4 " F 0#O 40d0" F 8 F(w#O F|i0F(j Fsz F|F(`chgI+C7#P0d0Fb F1F`F(H3#3# `1F# F'?F(/;hcyhCE :+:JHOJKFUc`HjbhDCSbEK!dB)DJjj@AO#xx@KBH@H2?M#`e>I>I>I>I@sCs2 :K/KO Gܠ'?#l0#@# # F t pF(ihjCb"W<7O WVXLXYXfXsXXXXXXXWalXXCl hF-A@ F#h FkF;j+2F)F FAGhXip@ F FF#hkh+2F)F Fp@Go%ppFFRF FhzFB pi0+ 1F(F(o{FFC >0!FH1, "`+C 60 p F!#`!]7C H %h,<,3B0 FU00Q j,<-EFC $NO(H16FD)F0F1 -8F @< LK4"(F0@FQFBh H1!F H1q$ N]u앇~ ~hFk FFC#OslJIC#6IF'`(F`'`O3cc#css;~3r #P1o%DS@SHSs FFFJ3_(3F*F FpokQ #` -MFFEF@FF(O5(FAFC zi(o0F)F58FF)F5X s;DjB+D@)F.H;:@1%Bch+* :E(F!i;Do JC+#! !O FOO$ O! cF(Ho F SF(&#0# FFF(Ozq FED(]FR.S-M FFFF@F^FHAFC z("XFx๰FO XFRiBE(BFDFniBXFg)Fi$H1l,;&0F,4,!!xJC "XF FH1E, !! XF HOzqXF(x wѼSSS-A>'&KFF"FpFK(FpFO(O(FpFP(F pzFFb燐BA۲"!B8Cܲ#F"!Fi@8 F"!pF F,2_ C_,2,_@ F,2_B z"Fp@ I H1F,_ @(pUYF&h,q_G3_,1K 14om_,q$2_SB4 0 gfff0 p0( ph` FF0FF"+F"F0Fp@" p8FOqF bF"F(F8@-A0F FhpLFرKJ+FAF8F"BHI1#hl"^8o#` F$<h(jF+<pohh]C@M%u- ]Cz8Ozu`F02_02_C_02 b0FFBIHV-khvh/hh]CF(OxO - +F0b_ # z I H0B3232QV`y`!`T`.Oa F0Ա02_C _02B( 02_C_0202_C_02 "_G+wh/hh]CF(OxO -?h F0b_ zI.Oa F0?I02_C_02B( 02_C _02՚W+_ "O0S-MFF Fhrhi7hBih*j*,!{ѿ_B _,!iC`hiBxhF,2_#_,2,2_#p##C`#_,2i)ZЂHD4@3B(FF,2_#C#CC_ ,2F,_8QFpH4a,2_C_,21,!_" _,!("_B_("_" _,!("_"@: zQIRH0#}+?,2_#_,2j1Boh,2_#_,2<2_!##b*,!_ B"""_,!j *,((%("% ,2_CC@3_<2j; +8555731-/+C3C#C3C#lCl, Փh,2_C_,2 CnnmmCmlClK FhFhnq q VZ`p-AFF(FF(FhpLm!Fa(F((.#i K#achAFCc`K8F`KJ`Osca-%cjCcbAF8FJ-cjCcb2xcjCcb(F; hbBhch#c`h#au0_X pGhk$hF`GhkdhF`GhkhG𵏰F FFFJF!0(/ K2F;F)F F(h FkF@h#`pFF F"F#AnGppFF F"F#nGppFF FF>E5 H0o Fp(FF(0FF(F#k@!𵑰FFaiF)F8F4陹)F0F4 Fi@"hFiF FuemGo@@A#5!DA G(#HAFF!`G#HAFF!`G-EF XF p(FV"FSF8FLG( 0D0DJz-oBo Fh1BXhK81pGM# w i#3 aK0pG 8# rF FO 8 JBsH#+r)F<(p yF4+* +,+Ѐ#HQ(1!# FFr++Н+% Fa%#HaF! FGF F]0Fp#HAF!Fp@`GpFFF!0"hF#@0e#01iF0#3 000  p%F.F#Bv  F ( ۝0` #0!F FHqGeCF# 1hNasBsFk#1&7F#Bw Os `P((F 1}(ѝ0fOs-A%FF#Bx 61F F X(o0eC F000"9F0f@0q# 01"0# #0$0 g +(1F F (ѝ0Զ Kp z  Kr ~  LvLj wJ[BJw~ vBvzBrxBp01+ + C۲C## pӲ#-MFFOiF$!RTzMzM@%a#"XFvI=10"!hF#}0 "0# FiF i r}3}iFD SC!0 FD[0-% "XFZI0"!hF#00iF0#0# F 3Y%  Ѫ"o :  _<8O<8+O80"5I(}1ia}B}D1е?:% +_:+ 88O<8+O80"I(0"i101J  " !OR"a.۲+0 d1"" ! #ݷ]7p0s FFI F0 JX K FXT1Bs(K2F)F(l1pk5KQB&qaFO0O7F"# F *F 30p `mH#H  }(-MF I?FF(FB 0+ hPH0@omlq F7G(($1 ` ;F:F0!HQ FGoCԸ q8K0"BO OF8p"# F :F 30 H#H  (۝p0*й0ճ hH/0 hH/#P!FHQJI# hHJI J I?];Z?WJI_%galE-MFF$. KB6E&@Y{N{|IIR{ZZ-AFj#FFFG(o(`#BF9F0FjG(+hC+` -M FLNFĖ.F! ^O3,Fo`KX& ,B F6.!-uЫ*F+t#*Բ 333X3;%糲2F۹#2в333X3Z 3W#(@&#硲#Fi!#ز111X198FfF `C[E S#F8F_PF!#@$( #օ8CkF F#GC .)F F8@PChiGFpGChiGFpG0FhF0j% FFk0`GO00pG-AF"O1i Ckk+> ;hFYh"H/ !O  H/#a .H/oma0H oa !0F28F/"O1(FFLP0.$FF"O1(FaJ6k6z66pF"O1ckF+Xj "00baa"O1 Ft"FO1 Fm "ba"@oaOzroba#a p@"O1 F" #Bca#aOzscad#F F@}7Fh@k5F FkG0O0"O1F #cCS F@"O1ڿpCkF+#cdCizd+ OSOsi Fp@*Cs"O1Osjj"@O1b(o ~cHC HC@qHC2HCsHCcqHCcHC@uHC B;"O1 F(B%"O1 F(9! "O1 Fu(/j @s0HCsHCsB% "O1 FS(5 Fp@[%*FO1 FK(P_(Fp8"O1F;(: OxdO|dAHDHDHDHD"O1(F(ۃHD HDHDCHDj(F#@bj#@b 8plF pOC"FO1("FO1(F@F#> H*O0"O1(FOzp.L{sF FFhSBjh!h[hkH1.`fbp{-A !O1@FFFF0BF9F(F"FH.zpFF F "O1|"O1(FuDC(Fp@ "O1j-A?F FFFh )j;FAG7iA&CN.*FF FAR"O1o-A?F FFF# )!0FA`GA#3 K+3F:F)F FA3F"O1o-MFFR(0+Ni/h&Il/l%,FF2RE D(@!@F3rGF FqhO2Q:8FqhOD?Jyщy*C  # y9Bݑ@)C$2@(Co^+C-AMChFi+h%#` x"AF0FF5- HZ'0OSHCS "O10Fbbu0F0F F ׅC8FzFhO1" FbAaOzsca(F8d# #Ch"iO1#0bbFC @"O1 F2# "O1 F+ FO F5 -ACjF;+ !H(7(FAֽJFh2pJ!2tjL#"GNs@CjL#"!(FGFFM#"wj(FGNs@H!FM#"(FjGF( F(FAC33#MFĕ$<")F0F@4, uho^j/OSFF0F#G(#FF#F0FjG( Hh(0F@I0F@Q,ׅCoACoSCpFFO1 "y+F Fp@ "O1pF F "O1c F@ "O1cF-AFFF+F "O1J"O1 FCE "O1 F;CF FA"O12FF0OCѿFFF+F "O1"O1 F "O1 FE F@"O1FFOCؿHHH DJJI0j %h<+b<# `C`@b```"aca h# `L`h`Kh`L`h i 0"`o Fc khlhih `pGh8cYl `j`bpGCh\lhh_9)KJ[\Q\O!O Fg@2CFh@H`\C@%C_Bhh`C)C ),COO)F_#"iS`_"iSa"h`h"#iai F "F@@S$Sp FFF?!?(F)D Fi03F*F F8p@6H.qomp-MF^X!F !F(8F#I0OS#cOPc#bOca##aOsbO3 00Ic`lF0~H.3(F|IlFyH iXCcvIl$FsHsIl0FpHpIl4F(8FlI& pC#FF8F3FdIdPF"bIl`dlO F.Ork`OXbkZ`i+OBrkaO\bka"F8Fal8xOH.5F0F"LI-{X0F `0GH.ov"EI-iPiZEO!k0F *e OW!(F+hk_C_*hc+hk_C_*hcD F$(F>! F#hk_ C_"h!c"2F!*F! #hk_C_"hc!t OA!i!fdb pojhXh_pG-EFF !FF `F0 ``( FO C/AAF8F1zC`CCC@#_"h S`eF0_+ 8F[d(H(Ozp,UchޱJbchJcch*Fb`h !0-`h(`h# ,8JbchJ[\97S8F 8h(hhF FS BhchBС U`@` 8NFhP I < B 8h F #𵗰`F2J3IF(FR OȱFR F(EF)23O2$I0#`hkhC1F FGXܱ#h˱ FF hOAF +bh`'1h J``a2`(FR 9P`+c`Foo J5l8FFl FIq*F F8@8U5sFhh[hkch;3hF+3`$ Fpch(FGFx*hBF hH- ShIJ#_5lasFphchkhChF+;`$ Fph(FGFx*hBF hH-ShIJ`4lasFhh[hk#i;ChF+3s`$ Fp#i(FGFx*hBF hH-ShIJ#5lasFphchkciCChF+;C`$ Fpci(FGFx*hBF hH-qShIJp`5la"-EJ`F Fl#IFhIL0IH-J$F#JIL"FIH-9 FOA+(`&*h1F@FF01Fzh H- TFkh63Bk`o )R5J55.5-AF&{h4FB%(FFP!FH-<65$F%FhshB F5C-AF&{h4FB%(FFP!FH-<65$F%FhshB F 5C8h hFh_ J  CS_hCA`_hC@C`_h `8C FF FkFFl #F8!FFH-d _FF!FHl"FhF+!F H-G1F(FNF(!8*/ D78@8FF!0FBH-#o,h`H!0FCH(`H0FI`(0FFCh4+a#h; 0FIy`('|?|W|q|||8Fd$Ozp, +h[h_<IH,o 8>R!c8h.hF[h_iF+hSuIvH,uIvH,o8B@̀#hh_y#sCB"h_`#hi_y#CB"h_a#hh_##SCB#"h_`#hj_h C"h_b#h[i_*z#3C#"h_Sa#h_" F`x(chh_c~"~Ccbh_`chj_CJ!@"0Cc~CS~CAS!CCaCCCA3C3 C#Cbh_bchi_# #@CCsbh_ach[j_$ #@CCsbh_Sbchk_&0%CC'yC(C)CACbh_cci+ ch[l_#cbh_Sd /5!hi_h#_a8@S{T |8h&hFh_%_h `88FhF(F#hi_C"h_d%aOzp+#hZh_3?=IH,}ohh_E"_hOzp`+%%_h` 8U{hCh Ճhl_CC_hdCh Ճh[i_C@S_hSa sFF F4F o Fp F`(3y FHkhIDCk`u_(`l#jF IF F H, $` FI\_F#(`FH|dddsFF_F(FFh hNXh"FhCh hp+io!hؿ!hԿC#` -MFF'F,8F FF F(=#   U Uj(FF(F}F(F!F0GF9jq V,dBH D0j+j(FFoo%-AFF!F`iS8F2Fѐ$05j8FFiAF8FGF3j{u 8F0(1jKD0.+- Fo%o F(j F@Go%pF F0j#)F Fp@Go%p#sF F `\ RFo tXj0F+p0*F!F"pJF FF\ ]pF F1`i1Fw#?KBJO#c! K!2BBB1Fip@popZ2P-pF F0`i1FC =B1Fip@O"ppFjF0FJJ##`siF{ "BCI;۲D\0I D\10 pqhH+P #kC JDRz0 JD[zqh H+( #]CK+Dz00K+Dzs'tt t8F"F(F#B#`(<*HKki ++К*A&J;\0 #J\10 8-+{+.K0000K00K[x00K[xKx00Kxki+ [ J;D|0 JD| +H,B 3#tstttFF0pi9Fs۞D9FiFH(F(ki+ F$(ki +(F0`i1FK( @1FiZ(FFr0i3(pF Fc1`i1F#/K"B'KB Kt$tC 3CBKBK$t1!44"C1Fip@BopZ2P-Y hF0i(0 F 1i( ?LP3XCO `F1i( +Br;SC p@ + Br;SC pHH 8FF!,*h8@o88FF-"F8@o8pFkFF1Fl J>F8FIH, Fp_FF I H(`!FlFFIHk`SRzzzJl `$7F#F!i 0chh@XBXA07F#F!i 0hHBKF0@w-sFF#F!i h KB hC#!i pKBh#oZ2@wFF]#F!i Fjh#*hC#!i F(i+ Fh-AFFLX'FT;3AFZil( " d h`hW`h`Xha#_"ck_A6k_շBOzp)7B D SD `h Fi!xF() )p%))a9H*9HH)О)8*)"!F"!FF@ 0-H*rO0#BOA8O0"iFO3"D H "iF"O3#"  @ @B!F@-|_^_1pG8#$Ehj_+Ozp)9< 8 8FCh_C_C`Ch_OzuOzp)ah_=8H*O0^-M@XF 3#3#F!`3P_F(@_OB  __%oE%|m mEeP_" _ _$# _F$#(2##BĀ _B_ 0_3i_$S^j_R*)*(KH*FJH(#3#3˲B# *=IOK F_K FoJ FoJ FJ FJ F/~J F/|J F?zJ F?xJ FOvJ FOtHF_sL FqOF@F FFFhNF gH1%(FdH0 <84*XF'@11FPF"BP`Fi_L B "@B"_ai_MH)i_B_ai_1F FsF(1FCH*6*k__*c(j_Ozp)j_(D b1BѪj_*>.H*R*k__*c*i__*a_pj_*,#:C,#KKIx^]]]]]]]]]]]]]]]]]]~][^ ]]z]J FF)#`I]sFFx#C`#``F(FSF(F`h3B8F`#B``pob0Fpв@@COѲ0C@0AAPc!x0z C@FpG s FFA" F(l~ F(^% F(Z2F@(F)2p@pGFJHۿDFJHпFH̿D$H F @! K Jh! H) I H)>!F" F KB#F"F!F F@һ( 䆀x9P݅(O@)O0F/0IH)6)FH1F+0IH)*)FHH)!)F " FI(u(@j(FF(𖁃H@FI$6(ڀH))FH&KB ~H))F}H}H))F|H{`- t$d$4DFF#F@F$ErH))FqH F(oH))FnHb~#~C#~CC~SchH))FgHZ% $0C#& CC' Cc&FF,$FCa| |@ |@@|@`DF8,  Cbz z@ zF@@z@`D8,# @F>BAH)i)F@H#'rcrC?rZF#F@F$r<(8H)S)F7H%0$ zA!&0AA'0Aacz@ z@@z@`D8,j$ 3F@FQD(M$H)')F#HV⇀wR8hl~V  O 5 P s !;! \!!!!"$"H"a"%0$ zA!&0$AA'0VDAacz@ z@@z@`D8,# a@F(5H))F4HR4H$0C2h1KB*ѳ+'-K$(,K),K,H%*)'2F+F!F$X)F+F F,(BK;DHB@,PEF!FH)h)FHHi3F:F@FBH)U)FH"FyCH)L)y""":&"#3#K#_#|##F F3FF8F('oB58$D(d$d@)FbH)#"F)F]B  HYh)1F H!:FaCH)1F EdhkhGo%pG#p\ ,:B݌\ ,FEB D2B!#CTp3B]4o-MFFFFFiF 1K h(E,FEF#(L#0ICBɲOb,xC _ap!q !( !C pvIpp}@FOwhC._%D--MFFFFPFiFJ 1K h(F,XFEF#(L#0ICBɲOb-xC _ap!qar !* !C pvIpp@FOwhC._%D--MF P(FFL0B0_Oq#!"I0J0L0#!0"#!p_Iap(F!F\ `b0(@%3x+0"+#IM0"I "I 0OI00J0#!O @!p`pa(F!F ZF(; ;ѝM0+@" FaA##00#!F(F08(@ QyyP{C#yCCyCc{C#{{CC4O\N" F/%##p0!F[cp #0#(F0F(@ PxxC#xCCxCcXPyyC#yyCCCc?!!?""?A!!/!!?4## !/JL0;F (e (F(IO3 b#G F)"CrrM00 &Bvx1 6_ &>om I3Uplt V_+o(BAo0Fp! F n3 hH'JI!KB x1V_%ux1_V@3; pn h H'ox! V_pѾJIalI3U2F %/Fa&1B kC,3T# Smjx0D;+##`0D1F8+x!@@_sP5D0 FYFFlClZBd*jx*3CdD0oD0jjS``#ahbbc1h?1!?DB#js3'b2 Օ\ JbA2!F(F@tD !Fp_8Fx1_&x1Aa_Oux1_`= &om8p FxAh_`&PxA^h_p&Pxh_cPx1Bb t_OvQx1Y_`> &omp-EFFFlCm# CeFg#FS0_B&cmC ceOBi# Cek0B!N0UEк( "!v#0"(= "1Fh"BB8F\~ڕD )FpjjS``#bb@FcmCce.@ s\ x!X_C^0+Kx*"IpH@2K'o PPW,1P!@F^`. "! @(F\BB X KxB" Ip H@r K'#^0cmd #ce&p PP XjF F+| kB>Hd2'o0F#lKbor bx D0bD0\080x0jhB8k`x )FpF(j((bbb`bm#j x- "k0B8F\see"F F@ؾx+P*є^ RJx9p I@B K H'3"^x0"! Fok PWP-MSx k0og O EF Fе( 9^KxB"]Ip]H@b]K'cm#ce!YKB!qS/Pm0kBыBx16_!Cx!_6#1h+ jx* #k0F@ 3{ nd"hRh h7H'rz3zC#zCCzFCbx0C+cmC@ceUJ>Ix1p6_:J#BC !*0**Cx!_62"o2# 0`FAF0FFndb h H&#p1CJI`FFAF0FFndR hH&9 J I# F1l_Ab&al "3U L7Fkmd0FH& F0\0 I J F[!J&P(F0@o 򇀡Bm\0B+Be!Ƚ"!c"`@!8FF`a `pnK hDH&Oo (F8BJBI@!Fa``n[ hػ*1;+x16_!R!#Sx!_6j ѻє1+ лp1+i+pG n" hHJIal L 3UJ3U $3U6m %3U93U0S%05?1!?DK HC,3P#Cm pGpGp1piG-AF X,1V!pFzmd:lqhO_E@eE" !"qbqqq"apbrABprpr?"%sbs!?B-D#rss8 F@3' "AF i"0F\ !({m\ C{e@ sx!X_C^0#1 2Ee:dE-E\0F;#D FcchD F\P"Bii(R@2)K*I*HE&:p:B F7б!FF(:AFPF)RP#O>3F(Fh\6dhAFH@2KIH0@&V0WDPP#plKbor FF b\0(1 tjb(0bb`sm )),3U#(Fsm#C# seB#Fa2!p1+ ф,4(FU$ p2#1,4(FU$Rsm#Cj2j(BokpGopG #!#Bi( OrKIH]%Ͽ]fWDPPp&F01F^eP"(Fne2o2+FS(Bog(F(9#1 Fp@l l  F-MSx xC+F+A O D,1P!0Ym^!Ye2j)22))@p1h+yyS#" cEB """" x c! x`Jx * * L R T y0*€1*ހ F@+6+'+qє!2* x!&_VHCC"i#b#icb}K`ecc$ yIy FC!(BCm@#" FFZ"xxH!C#+,**x!&_"~rxB_&p+! MZ!"H1o"xx+F&+4 F Mݾ FwFƱGsB`x16_C cx!_62C2GsBHє2C2!p FHF.(!pH1+ЋyyC#+ n2 h,H%V+J+I`eb#icb(KMxxyB"yC#yIy@ CѤ!-xD#1CFS(oGhB?(?8F@p{z=zE%zEEzEe+og@F M}.;alU12V$%E@V(< {FXF)V YD[DFP%y~=~E%~EE@V$|F : PF)  WE(WFhq:Fh-V<;DF<V$,B"@Fx0V$,;@ *?,"!P" FbiU(@]2LKLIMH M%kFSFFS(BRF(9?1; F:(# F1 Mb8H M%@2C2Sx ++1+12x?>+?&Kx*"p@9B"K2xDB?,3P#p^`.?Y "! 52 F\ BrKPKx:p@BK I H%#^0:D,3P# MZeVDPPe U RpF"FI`hl$i_(`0F( h`0F`P p" I`h$k( Fil`(H%oÇ}pF Fi I(q0F(Fq, p8FF F@ڿ-E FF\FiX.g{h1hF1@Fi/JL/IPFPF,J+I{"hCx1(Iis $m0FqF4 Iia#z"SFIiF!PFxFA0$H!FPFnFA0$> Ii<@F;h+`AC|1E F b8,FTF F@r8FJF F0 Fa8@<88F9Fa FWX h_ F8@Q,8p!FFh_Il[D@IlT$T_,`lh_IlGD4Il@pD4_l`p$@DT$4$4sFFa'Ii0F%I(Ol@T$(;Y_CB_#C:Q#CCCsC#- hJ-ѿ_C@_`@_#@_`@_C@_@CC`Cs_ ` %   -AFF(F#F+I(FF@FP F=#(F1F0a(F&F Ѓ (0FF ӹ(FaF(F+lF\/;hBF1F(FG6F(ж-EFlFlFO ,  FF FF-Ы+9F#FRF0F@ FFIo[I0 -A hFFF xHhxe+уx-+*by#y/C# _/8phx0; +s!0%xC/p3@+@##q#cq+hj+g"F1F(FAG-!$!(C//x$s+<0 *by#yC# )!@+ݧCxb+<0 *ٔ **n+ѥs+<0 *by#yC# 1B+_@F$D<0 *t+Jh3+`?gx c -AFxFj#H$nP+hj{h < CE.$" *+O+O+Oh < CE9F`h$EH2F!F(F"( Fh"1F(FG2F!F(F(hv !P? ;FR OBK``  -AFFoFU FE FBFDDFFoI p"bpp pGh/{h˹xh($~((~ B!F(FJ"yhB,#P@ pcp;xB7(Hx/?Cx/? C QoҮH x+(шIx/c? C; F<2phFi*%BBBA )ST 9 FT oBp%"150 pF&hj@ B @xxR"عEph7FW(/@ @B6j >@ 0(0@B(F$0ն/#O 0" XF0`Khhȹ#FSTO < B?`h"FR(?@ @B$j;F2FQF(ݷ;F2FQF(ݯ@0;F2FQF(ݡ0+@ch"h #O p2q3ppppchOh!O 1qO OZrrr#h[i+3xN.chh3y D3q p#p #0#0  #hhiG00000 0xxB";Os0+@h&h F/F#FST/ RFR B3hi+?@d!0FG; B𭀡 + hhSx+@𳀓xC#lCd1)@3hi1I+?0FG+?!3hi 'd!0FG +6h*h~p/('+*h+.#Xkj:F1FG1+h.XkXj'1FG+hphbo^h*++00+ 4ȱCkMGF%3CT(@8@FS@oBSi+FH0+BѦ@'9F 0 [(?f3i+Gi \/*DjGO F3hi+?d!0FGpjF F+: k+7Haj@(bdJd` jKG(cl"lS``##dcdca10ԢhC1010hC1010Z"iC10pFoF0(QcBo0 pG-AF~ F(Gh+D*FRT? ;FQ oB''am e("bab ` Fh(,0pGcj"jS``'bgba+h[i+ (h,b0F~BЦ !j@;@Ei *hQal@;ooF`0+3ز`opGChisL#h[h K` `H##`o  LL#hBH##` L8FMOr!(F!F(F8@"# F  pGpG-AFh,Ā1N(F@s m䲈@s0Fh)H#7@(F䲈@4tt!@ F8(F1o  Ft"!rK!F#`@###vK(F` F(+hHj#(@# oI 8F3s#ss;h[i+!8FGTLtL 4Dvo^pGKxpG "KppG "KppG K`F"F FIH$ F LR4H- LU "Fe epGUpGT0#T0pGpFi(KpK!h rjFKF`K``KbKCbKbKbKcKC`KCc#Cf0FF F(Fpo LL(ކL%QP9OIOOOLOBiyixuyhiF&x_B" x(OV`(Kx+  !* .4F( $I"F(h_#FOSBԿ&&k`{"fAsxh)FhiG#+bmKS"@+F:FG FfĆKiUK` 8 FMiU+nbj!h#e #e8p F+mFl+&4l(Fp@;B`(m+F"<BClk0F<Fz_zVE%BMѧ՝zzE%BDf{_{ֈE%B;%{_{E%B2ՖzyB,Ѧz]yB&e{yB y+o'P{KyBՐ{yB ѥ{yB`|xXBXA  0 hkjGo%pGFJ[ xppG F0 hkh]$`6F F!FGpo%-M0yF:hF8jKt p~F(0F%Fh7L܀,>,B"єh,<,B5;h+?Kv VFHB'H"Z$Kx< Fqh F"O0FNFHL5j,>H"=#50cl FCy Fnjh,<,3Bcl FCy FYj n d w pFF(FiFi(F,Y20 i F#`p@[Ob Fr a,Yps FFF_(3F*F F&pok(#` FF˱OO Ҥ; _6##O,;;B8 FB(FOx `pG-AFF FF!D@_B c!0(@_%@B 4omo !4 pFCh_h_#_`"%FOzS(FF8OzQH"Nop#h_C_!#` FK(FOa(Fp@KFF)!F@VH"oFF)!F@BH" oFXR*8pG,I Ft( F@`iFFF(9ohyhh. ()# Fh!! F4(9ho OrKIH"H"Qh+ Ђh K IH.F"o F |V-E FF, F, (!F(X|0K@-R*K*I+H"x*H"@F#C``YRFAF0FAF0FhFCa`<Cc` ShCcS`+l+I[1 Kah)ёh@3C`!` FEGah)#sCc U7F F|4F+#k`$ F0 ##FF!! Fjh+ @" K I H" H!h F(9 F(H6U-M,I  FF v(! Fa$y0F )ЯH"o FiiJ( F=$y' |$#B@0FChh\h_+x*y#kyB!oݗH9B$jx+xC#ZoIHB2@#B(B1B سo{гo~ЇHn`@#2B_Kx @xA!)))@C_3ZoFУ+\Р+#<0yyD$,$$xxA! ++ +3ѬyygID$,$˲+cJR#bJVyyC#BF"F [H"#9#9oCxxA! );+@׀RHxxC#|4$I$I+"!?X_՝< B< pR@o]в__вoѝ= B= B< B< r`*< B< B< B< B< B< B= B= B> B> XB> B> B> B> yyD$B>0C>0,$8= B= BCsC)EN`N؅Nw_xxKA!))?H/))٫H9P!C__(K@yyID$,$yyID$,$m,x`@10F(:F|1FF>#C` #F`BF(F#F!!(FEho O"rKIH"H!dh ++!+Ёh}H  ++zH(FAFwH"(FuH(FoF(FI0Yhh(F @ā,x`@0F(9oFh%1 #F C`h`E0]RFh4#xCCc`RF##x B!0FZF(s>HF+*2#yhB CBFz` < )к#c!1B+ 3+-$+o3D-!0C#; 3+{PO @,$'FFNH؅NTNrN*TZ#/, F"!F +'3D- \/*,8$, F( DO //@𻀘@,8$,($<8غ"@,8$,($<',,8$, F( DO / ј@,8$,($4'F/|! "@F/q BF "F `(b,$? @wBT hF*h [hi_ #@#DpG h+hAh22 i_ @ 0pGFFFFFF*F9F0F#h`chC`###iapFF1FF(Fh#`Chc`h`h`p-M()F| F @"iKjIjH!3jH "F FhFBb`&*F$, `"hC 2&`*F2!, (Ok, ,)F$i~FFch+Cc` #&`{`?KYF@ch+Cc` #&`{`Ib@N21KF&`, $iNF, Q(,)ijh*, F, )< "hBr"`h2 C`(9C`OEchCc`O {`٨F@2KHKC{` 08FZih !hC`#`#;a ! FMKR  @ FF$F*ԛ (VНB*%x9FD%h9FF%  h#CBԿI)z: *  #9#+@/"KIH!H ###_UƄ-AFFFFhFC`! F16 0()_C"`#`B h`BPh hXBXApG pGh@pG-E FNhFhF2`Zh!r`h0F`h`lhh4 l`zlhBhcB0Fh|C_ѺѸh!#`h FJ`h`#F)Fhxl ki[ kaSh`hpF FMh* HeopH_oHYrlhB%hcB Hh!#`h(F`+F!Fhplc ci[ caSh`he`h|C_|||'}-AFFl"FF HOrKIH!H "lB"?/5Ki-B*CkF0F"-h_"`WƄFAl`l iBhh`B 3h|@_Sh ah``l iBhbBhbmC_a_#aF(Ki[ Kah|C_-AF FFsl!h F~rlhhRiBh#B,"+ ѣh+@KIH!pH !hbhhh@F!e0F8FA3B -)F H!U@K$ FEWƄ FF@()Fo!h#3F ! F()ho @"%K&I&H!&H C;B@"K F2!! Fn(9hoуh+@"K F#xhyi()3FC F!! FN(9hoуh+@!"K F@ VƄ-MFFFF(97+OGochYhhah:FPFh[B+@𞀵O[BhPF (1F#@F[h [i @ 4B)F,F ## v ܿ# ̿FF  F"F PF+F(( ؿ"C@@ȿ"FfPFtF#D ;Cs?O4B!9F@F % !PFwF@F9F#om9I  3eO b^ihBЃhPF#Cho @"KIH H oC;B@" KF*F@FPF  OO0 VƄ-MFFFF(96|Os+OF hFch+0Yhh~2F(Fh(F( F($[h[i+@AOc*$ ոݗ *C@3C3yx:x(FB"x@JBBxBbyy:yB"yBByBb"#"uYF FO@j^O 0BF+OCF (FJ:(O( C@@AF[iJ QZF(F<0C'Ri(FCCS:F w'1F F !(F@F(ho @2MKMINH MH ZO3J 3B@2CKFBF F(F9+O F(9Fo1F:H #()3F9F(Fz!!(F(9ho@.K(F#()3FC(F\!!(F(9hoуh+@K(FoAFK 0 + !(FX(Fq OO0 F1F#9#om9YTƄ3 S8FF(F(F8@i#@SC3apG8FiMCca1CC11CC1(F01(F#C11#C1!#i#c#a88Fj_J+ BJBHO08 Fbl_#i_b*A #8#9BC3_ #a3U13-EFFF(F&FЃ @@FXF0t F(F=Fh_(F!FAH@F@JB_$Il;H"I$($pTDTDIl$tIl$DIl$@_BlT(FIllc(F!F@F!V1F(FE,8$ G  _F F@8FFF F&F((FF$ F8-MFFFF): x+7FYFF x F ?)F"x3**F0FFK]=+a5)DdbBE(BF8FIDEGD2FAFH FO4FF F F@F FI z F džF$F0 F!FH@IF#J @h  "|1( F |N7 FF( B(F0 F!F#x bxCxCxC"yCbyC  0 FFPI*F  F0o68FF)FH F8^28 FF(*F8@! j F8wXx1( Y(РTXBXAO0 HCXBXAF | #H( | FF cH #DdB^rIHzPKHh@  B  BB N8M#BbBIB^rHF]NpFFF"1F JBH!o)p$#F1FJHF80 FC0 K Hh DH)FvoN8-AFFFF!3'H,o%H%$H"$J q2hB#FDSKF4B!)y2y)%"KFAFJ,h#\B\AHHAF8FJx+hBKF" Zbo)*)BuFFCF! H(F*! H$0!+4FK"y Fp:F@4- $OFF"F!FHB K Hh  :F1F FJ(`x F3۲p+qN8ކ $H-MDFFFx$+hCx{+*6%E#+F,FP)F0F-KoFй"!FPF)KE(J)K4F`#J$0 F+86h;BDCE4C{8FI78Fh I8Dw3F$N%e+ )KS! pGhF8JIHRDB AhB0|zLzLz&O5O1F F0%uo,P#ah( @B!h8F hGF0H ,` F*4ѵ?5F6:Ԇ ,F@hH |h2H wo F#`h(@ BHGF FH cH _Ԇ'o&9F uFXWJF "$ Fki[GFkh( C(0 kh( C(0$07+oo瘏-M}FFF # +IBFhF iF8mF(C 23FPF FF[FQF8`hF(F0``)F[h0F0F`H1FL FwF`he`o FoH o -EFFF(V,!(FuF(F}(H0KF o (F)F:! F]F(#;:F F6F\()FBFPFGF Fou.% PFdu F(RF)F# 0 FPM%0Fʱ# IFX{(F2/ F0oo硐p@ x0,LxX,1N DB F%x1u] D`pYF `pG8 FM I H)F"HL")F FG 8NFf8FXM!x(F@8!xH 8F( Max(F@8axH d8F(FKS C8X#0J F,"` 0 Fl( F`N7F%#!F QBТB"x0*bxX* -x:(\=8 @B0O0-A%K`xF00hOPP+HP8`8h@1FH@1F( (n`NN ]Ff-MF FFhzٹF\L ;++Me@UK)F*v 9FO3!F x-c-j-1FCH^O3!F xRB#x0+cxX+8K1F\7H"FO0#x1+Y+ E+0+cxF;۲-J"f;۲+!FO # pBлx.*Y ;* F(кh1FHx  1FH@?v0F KQF(FF H"F_!FPF(?bjA2RF `pG M KFh$ F0F!h(74B'LLzyy8 FM I H )F"Hl")F Fg 8ENe#J FP,"`  F( F(BhN-A%dhF")F0O+HIP8`#8h`@jF1FHq@@jF1Fi(hF(hFi(Ch`N je-AF(HFFQF!F$J WjF"H(&OAF( "!F9209F## )` K.O O HF(F0 U ~?TT pGF@ȹ F& Kz FpF5"FFC qH%HHH BBBB-M=FFFH2H$ F = G'?8FFF(@$)F(FB(>$3(F;( I2F H(FxF 0 QF #>VDFQF #;FF*F@FB$ *""$ KFxC IHEZe -M-F U FFF?F0o!(FF F@v FC ! F( FKao0  #~FXD #v _&?F:F3FF F%ao0JB@#ZFXD@#P 8(?F"FCFOc#O3 O1BF0F.F FC D,{ F -( HpG? L#h I KF#`X#hx:+K#`"hxDp h ?#-M=F4%? FXF Fй#9F0FpU F`;FRF1FH$ F =4$JK=) FFO2#YF#@F"#0SF2FAF Hp$ *""$  7#-A-°kFl 6F  F%I%?&?!I H #9F F h`;FBF!FH!!FSoO2)FHxO2F1F HqOc2F(F4 -B?N] O0pGO0pG pGO0pGpGo pGFHhBFQDOB FFNO0pGO0pGO0pGO0pGO0pGO0pGKhpG Kh@h #-EFJK %LPP#h B#zAFhGxK"h` K`5-DO05-D  N | -AFJFxO<=`MAFh8hG`F K*h` K` FI4,DO4 N | L hSCjG##` KFhFi FGF F KFh6Ci FGF F 8KFh F%)Fi FGF F8 -EF KFh FF ggRFCF)Fi FGF F -MFKFh F!F SF(FG #BBE)FHO4z F f37KFh$j(FGFc- FKmB`0Kh`KhC` 8 | F Khk FGF9, KdB` 8FpKhyCk FG@ -EF`Kh@B!FQ;+H>6(FF((F2F9FH/ F +PF(7@F# &7F83M3@303KFh$k FGF F KFhk FGF F p KFhF1Fl(FG2F)FHO4 Fp 2*7FhXhF$ F0iFh(HO4?Ԇ-MF+FO4 F@*!hhhHF rH$h  hFBx+Ѹи'FF!cH`!FF`HF^HpOF!FhiF!FiF"F'F:F PKhd iXFGF(> 1EA(ڳ a/Br;F h  1FF B 8HHYF6Hz RF1FiXF#G/F+۸hh6иh5*i 3FK #!HϱH 9F  " Ozs J!HH1FH! HI FJ )톀|نA톀 ]톀톀톀톀Hu놀?Ԇ8F+F* !h`h`- hHQ8 8O0 $ↀFF F@K -EF+F_hhhF $ F Fh!FFhiF>Ѩi!FF o*F1FF@F#tTFPF`.F#H%ͱH()F"POzs Ja H H%FO4$톀HupF+F"hhh7F Kh.AhhO FpHO4$ E*F hXhHh8 O0 *FhXh8h hH O0*F hXhP!ih8 O0 H&$ MO> H{ Hx +hC,,!:!8Fjhe4D5憀NuHpG JhrBЈBHpG 7%L#!hq( H5 !hq 0)F+F*F!hq oiF@ ] F`h jO0 KFh(h0" O0 "! Fh F@-M&# h!FK[lihi  D @BBOAcC.+sO0BBr;B22*= @ @+5O HFOs ""O3, E3SFBF(#`Z`g 1F.1F( YF   ZZE;U5F*1"  BB '*8FZ*BFDA*D;D  3 C #F5F1FSFBF(?<FE#D 3 SFBF (?%"!BFO4 0F Hhh HhP EE0O0 -E FFFF.(QF HO0X2F F+FphFFF+ChBуhB F{)F@ F `@*F!0F Fk pf`` 炊jpGFhXpG`X1pGF@*@pGF@)OhjFpGF@)O@hSjFpGF@)OhjFpG8F F"FDCB08-MFFFFF@li ?#?@3  ( & CC'K@h Fб+F;`cCvE>hAH#HH7F < ?&?"!F3FZFQF23F"!Fhl"SF!F"!F3FiZFQF0F )=SFL($hi 4@ ,  @\IJB#CT C#:D xB C p@BXCBDZ#@۲O0 FL($hi 4@ , @\B#TC#:D xBC p@BXCBDZ#@۲ KhjF(O ;D# x CO0 ppGD#@BXBB:@۲ KhjF(O;D# xBC ppGD#@BXBB:@۲ sFAjFKnЃj"h1OpU}" x")FtF * : kFFp-MKh RhF)F@ *F!Fh@ )F*F!.À+𿀣+Ā#k3#cQF k"nFoEiB𨀣j!Fw8F1(@𨀻o 5%c3E?O3#c  iBj!FU(F((FFjhS'hjR'  * #jS'RF#hOxF(бo3 ! B RF*ѧ"FDChzC"c3@*ѪC!;@* `jhX!;A5*D`X! i3Fh(AF0F%(k0FO0iFg{8FFjZFS%9h # jYX*F k F%k/0B i3Fh(AF0F(P@*C;@* #`jhX:C5)D`X0F^[ k |O-MKhjhF)F@ *F!Fyh@ )F*F!Fo/.cj[n@0+uk0c!XjFU!F(FFУh2F + k1FhS(kBFS(kF(0CE i;F h%(ʀ8Fih5(@À@*C;ꁡ@) bji;a8F0Fk( 3BEO3c3iE𐀣j@+ U J!F(Fo Уh( 2Fzk1FhS+kS+;KAF# FЁhEFx[FO @  @03c@0@*C;끢@* k@*jC;@* kbji!;a i;FhCh`08Fr(?U8F0FO0RO      FO xO-M F$  BFܹ F F&7F'AѴHMѿE0F!F!xZFQCSDD@#F(Шi p 0 9F!F(AF FQjF0F!VFQF!QFD0F!X FOC\i 0"9F 8 K FFho@ @B -ML#hFiF 3FBli2j^Յ< #h$O i(6 3@3FO 23 B.O2vF2B XE*! 1Ih"F@F@`FvpBhEF!D@F H@FoE ڶh@F0D2  V+$@F,OlM ZE\ۺ)!F@ (F"FQFaHO0O2^K`^K`tm @B+h."F!(WHP BPF}O1O OJ@ `!F"FQF+` HH@m@0+h K S+x 1YE ΀%!F@ F"FQFy2HO2,K`,K`m0@B."F!+hc (H0BPFO1#J@ `!F+`0#F"FFA@m@0NG!F@ mF"FQF& HC O ؀:p O2K`K`AF!F[ @ FB3h/"F! H 0BPFO1#J@ `!F3`0#F"FF@+hS(0@03hS*H3%!F@ F"FQFхHO2K`K` 0n0@B."F!+h }H0BPFBO1#uJ@ `!F+`0#F"FFj@3n@0iN-!F@ F"FQFO`HlO2VK`VK`!+hHFS 0@B0"F!3h1 RHN 0BPFO1#CJ@ `!F3`0W#F"FF@+hS*0@0>M>!F@ 9F"FQFO24K`4K`AF![ +h@BAF![!F"F!@(3hS(0@0+hS"p0BPFyO1#J@ `!F+`0#F"FF?Q@ OՁ O: i O-MFhF!F@ "F!lC{H/O;XF h@ !FF"F!W@F 0 mKhmKRhhi 3";gK"hH0i;F!`Ch2(>8FDF(7ѺFгh@[EZ 4tBت@0 {?FpJH+IHCMGH+hj DHO;8F~ +>HCF;Hh+h 2C"@Yhh8F DZ`hiQ"a*(?r[D4D@FT@FN@F F 0DBF@DmJ@F2qq@F,AFF8FhD B)-MF.Khh i1F 3"F@ F2F!F'B FO60F"9F@F(.i#F!pCh.(&H7 ٢YFB 8`. Fh^DB -Mx/+FУHO78F&E)F@ !F*F!+ F|!FFPFPFI&FO FjF1F@ 2F)F[$&FO79F 6F FO!FF@ !FF"F)F.vIFtH5AF@ FBF)F4` $kH# FhI FF/=р!@ pF"9Fe,Ѐ!@ F"9FZ-YK"h Fx"!F(FO#O3[ FFA+0#='D8FBF@ kF!$HK,j8F9FF Fh 8I:F7HZ ʱ!" F!FFz(JEF FV((FqhOB\0[HV(?!V(@FxAFFPFOV(X0F F(F|%FwEo $ↀ -MO BK h iRh 3"E"QF O8@FhF)F@ F*F!n,S#F!hC f( F$  '>F#H+٢YJyFB"H FO(ѯD F( F DB/F/`o  pL hH#J#``O2K`L hH#J#``O2 K` L hH# J#``O2 K` O O O8 M L(h8!h)q9#+` h##`8@ -MF0F FF#`hhB!$#O 40F[Fh|XEۻs)FzHRhs( +irЭ `h;h0F[FN(3ی!@ F"YFYL3hh#`i+k+@O O+G~O F0h"" F k#0pCOyDHhhBH FhD`e O/9HOO6HM4H-UиK`"a=ehFoDj"FS$0F3!F(F<@*C3@* jjh3`;hB)F<F(i!pChp1FH<`3 FXU4P0P@PjFXFYFFj0FF  0F 0pCAF+F (F(!F  2(FH(FCli;hi 3 CE(CFhXD FO3 B'3  @C' A ]3prHaJ(OH#I " F   5J Z(EјF D DhD3CF  @C' A  JCDGF3  @C' A O89K hj$FXFYF F8@FjF  D@F B >! (F!+FpC 1F(F ( 61F(FL(& F4`0`@`<`(F`(RFJh;`  $pCV HoO0p#*F8Hd"##Vp FF4)FF# Fp@$F OWkqhK ЫhO|2h 4*d, M$.FV;Zh2N$7FW;Zh2$V 4U d,# J` J`" K`h4d,h4d, ($ -MF&FlO "j3B ;hhX#0F@ IF!6;hX#0hh)FhEhD;hZ:`X#0Z`o (-MF FNFFIHoJ#FRIhHСB$3d)Mh+hF@ X#F!+hX#0hXh1F+hZX#0*`\` o fTS (-MFFFEIHRoL`#hX#0sh@ F#FFo#hX#0hXh)F#h ZX#0"`_`o 1SS$ -EFF'HE !@ F"!; H&&`f`@ QFqFRF1F*%`9F (Fr Jh+ K Ih ```T``O,08 M,hD(hX" K(``K`8 hdhDh F0,Op KhO0phhBh"B[hX6B2 0-M6hF1F@ 2F!F@ AFBF!FE(Fr0Fo".$K!h"!'i+F!xChO hB ؚF3Kh;h "'i3F!hxCkh2FЪ 0( HH}}-MFCjF^nf@𧀇h@ 9F|F:F1F5t@ QFpFRF1F)? Fo "kK!h 2F1F1F.i#FpChkjnY4ո8`Hi+4Osai3ahjjj!nO`CfjjOchj"Fih"F63FHikO cjfi\Cscb3O "BF!h8F(i;FFC!h0Fyhih,ѓB @FK Fa8F^ rF #aEy2X FSO ѓB63a3aXFo ѓBѸ8F3BЧO0% BU-M#\Jp`\JF`[Jd%`"GFZLh#`ZK`!@ iF"!"HO0!@ VF"!"X<`O3XK` `Z+S`_LQF@ 2FRF)Fвh#hF@ W#!F)F#hW#0h+CF)Fh(FObqj#hhW#0AFh #h@FZW#0"`]`z e( `8 @B#hQF@ W#FRF)F#hW#0h(?uObqj#hZ"`"W#0Z`0 ,$( -MʰCjFmXiO! S9h"K ;`hF!F@ F"F!N=!*7"*F4ih+F!`C?OsgK@ i AFpFBF!)D(Fd$^MU+9hRhK2_9h"K ;`FhF9F@ NF:F!,\PHJO " FHHK S+Rh2OsXF"2d  :K8S(0"[hOch"F(F F" ;`?0U,ahi<ыK!h*"*F%7ih#F!xCOsK@ i AFFBF! FFy "8Fh:F/ F48F ;9 JDx B\D 3۲;Y0 hiehS -"DCC3#Ca#3a0 h[j` h[j` h[jC`#8FJFh FO08Jh"F)DB F<pF JFh FX Jh1 LJ$h&DB HO0p*F-(<8S{F۱iZ%kChYBhD:F)F0F(O0j+#s h:F)F0D()-MF FCh + +LOsBW!F6Hy 4KB# FYCVF FiB'hB(F (BRF9F X(akh+2 +, +*hDYS[xP\ H o +ч F`GCF燊 FGVGCGF+hS$+h3O07-MFFFŠi;?2F?1!?F1F ?(?B F 7F BF!XF{`(FO00FAFUDB F2FFFXF@EѪDBCDF!?2"?F2F ?%?*FXF(F"F)F0F F*KFhFFO4 FYi@ ?1!?F(F! (O4(Fs@")F F㊻ #@!F"3`8F3h4 +O!F H$dB#$4 H #$3`"!FH (#΂ׂ-E F FF(:`h (`b 604 `30C#b+Уj7J Shb00.h+Pb ,0hE%-0B)F)HC(Ho8F?O2!H (OC $Ѩ acbO3a#O?1@ !?B `(4`cjs``cj`#sa201)F @ b@D #a<6%i%%-M?FFFF0F?#?F3F ? +?  BF 7F)FXFsZF!0F{`({hFO0 FDBF*FFF0FxPEѸ0DCCDF !?#?F3F ?(?@Fq"F)F@FBF!0FQ(F8FhhŊrdiiCDh , kCi!Dy Ho8jdB(,FicC)D18iF "!(F4#+pi# F8@ɿ 8`aK>@ p`E PaS`F`F:#a#b F "IFS(F8(O0+\.+oOT)F0F80FOq F,!F}(~^-EFF%@NO., ,!FPFex# Ԥa+@5B(F_$"O-EFFFO O#FEFxZ-B FK8 DEх/*\*FFxF/)F\)F)SFB L#<`DF;#x%F +.+kx[.+ѫx;(F"8(DB5`K;`x +.+)$ↀ-MChF+FF[ + +gф@FBDCF#@FYCF FiBOh B(F8 2(?ۨZFAFPD(7a#skh+3 +, +-(hD/00OA@/S/"pC 0+h 3C# @FDDCDF+hC$`+h#`  0(h00C3 0(hZ!R)hZCR۲ 0(hֲ00"C# 0(hZ!R)h 0(h 00C 0-AF FOxO,kh ++ CFOcB!F(FF (FA!F"(F%4F;FpFFL!F(F4(F"F1F Fp-MMvAh )!  ÊF D !  AC+ͱ-ch +mKB 3B)F Fch +OS +OsBOso@sSC-$F2F%WO` 2B ahr )&Op@|)`FE0QF F$chF +!+@sB(@VOcSE@QUFF8FOsB(@@Os@E(@86K )M)@ OpE[b2F3FCBAHQF F BF=bh *)*@rB4(ObB@FF )Op@w)8F HOrB(݀OrJB (ԀBF !B A  ` b B s<  c C_ФO:h*ZCi#X@Ev*.@@F @π SC :FYC SCB[DfDXN2h㊘BFBF9F0h2h㊘B9D1B1  CBvbh *Os@q* FBOFFRO1@ 8`(kXHMO0c BAMN2h =㊘B0h:F@D2hG㊘B cXDD@L6K9Fh3Kh#⊐BfDD3 BI#'KQF FYbhF *Os@q* FB)F Foch + + +opE*FQF FK@uOucv7&1F FX64쇇ch +3 ^.:㊧iwn3DZKhB+XHu&QF Fbh *Os@q* FB?QF F%FFQF F=5FIK'i5FFOzWFBw i F(2[A2ch +Y+Z +opE*FAFYAF FBBEF/i Fr(!G!aD-ch +)+OsOcBWF.F(bh **OrObBJFJ@uOuK8 Ci?3#?@3 N ?x"0`$?H5"F! (#O53`(FF"Ip8F(" I6/("IR'(<&iFF%(Fhh֊AisC9Qh )$ijDB(Fu*F1Ff(#hsC;`hci`"hSh + 1`ӊjKCB##aiD h(`#h[h ++OsOcBKiFa [ ;0ix+;ai 3a-M#F<1(FFbih+bijbbx)z.*IF"x '@,?a#x++#*D,0a BS/RB۲њE,,<1x"!F@FE#41CFF+#{@F#z.#>F;"0F%#{!0Fl#;q7F;x6":p,1+Aх,!<1+A }iF& F  6. Ui6 .! 1) & &  ?RAFkF2FF@F(F"F(?@ZFa+#,1<-MF FFz+x.FF5/+\+0F 8o EF;/+\+ci *$I0Fȹ#hZj"[jc`#3#a+x+* I+x+o F(<XE8XF<FF0F;P<1SEBFQF0F1(iz!F Fk,pF Fv F@(F<6 ix p<1B1F(F((-EF'F!}Q 2CWPB߲OlFEF "! F#`F3iBFApp!2+Qp3+" F3q"Dss!ZC*< #F 2 * 2 x"wӹ"!"DwQw3"C3B#5%prE@gs#p(F- 5w#*%prgs 4pp2qZq!F "ii= FF( F(&$ↀ"&@8 +=&P&=+0"-MFذ!  FF( ?8FFP9FF@9FH%o.F@ }IF( cFwK`QF"0FSFFQFrH@F 0F}(Fz FX0FF8fH%Fmosi+:9F0F|!F0F6(@,8i5h "! Fkh +OѣO0 "ca F FpD @ WC?!?Fȹo DI(CI(o9F0FrF(Ќ:F!I "8I(F "7I  +riʱ# *#kO{"#QF{  'H] sh * 0 * QFC k "#{ (Ho00FF+FFO4&F}*@8 +%k,%%$+=+-MFFj ?!?@1 Y9`A DB 7F>Hr `MH0FH F HH҅8҅-AFFFFFP(F(9F F8HWBhB hB #$S`F` `L` FAFHpFFF3F*F FFFp-EF FN3hFBh@q 2[O3B(jCR! FEнFR9FB?hЎF^FEE"F 01}P-AF#FFF #`+` KB*F mX+hBF9F0F#`HsFFF@*F F3FFNFp-MF FF*4(L> F)h(F0!F" F ,&FFREN+h3D+`IP*O iF\BFҀE (hd8/FQ 9`  LHх-MFFFF*D.# `#FF[/ ZEhѰ+;2HihBѼаB-H! #"F iEh2`! 1(<+j(bC``0hz3``.) )+#iE"i* "hhqFj)#$hhBhREiB Fi0H -EFF FFA񱞹- FQFF@JKBFF F- ---L -0-@F(8F(DECF:F1F3F-MF@FFF(60FF(𥀏(F2F9Fټ `\` F hL FL8FFi*F FFhhB#S`` ``` F1k(F8-EF(H&ULԱ"AF FU K FF-Ix+L F8"SF!F8FF5,6>FRZh8hLHхQ ]pGQK FFF@pGF&UU, F56>FRZhF". HhB# FS``!`a`z pQ ]pGQK FFF@pG02KhFm F(~+IF0i*k+p%Il#$IFI)abaPbFhKh4K`F KM`#a=)FjGF3k"Fo#FGF8҅H0F(FF##I(FF!#i++IF0k{(FkGF) F!I8҅#O>Khn]-MF#F+7+2PFH(,0+',@!Fc"FIF@F(tF0O8F F(]@u RD BR!>(Px @F0 GFWW  RD BR _ 0@FGA/ p F(\@rD (F!FBR^KBhX# F`5F5FUO"F(FTIh+F(FQI(8,AF(F-F.m pXFGF>KB@@r !F CS0F ( XF` GFg $*JAF(Fh,&J;FAF(Fh `!J3FAF(FhOJ3FAF(Fh/%FK2F)FhF\@sD6 (F!FFR/P J` O҅ (҅҅H-A FF!g#F(F+FIFBܹWBF9F0F3hGF6LKBF9F0FshGF+#*F(FI) Fxх-MFF@FFF(z%" ;IFD7L+Eձ+x+>'F3S/O &7FO E$&/S$ FR*hB !B*h*F@Fw7  !EP*)*F@Ff7  FZE,F[_E;i 1F#*Fh~F!F F?hLxхFFF"F(FFF:F1F(FFH"F#!F(FRn F-AFFFcy## F F'I FT&#i++ !N F^0FKhBѥifj` + FI0F!H#ji`9F "j*(#j:FAFhyifj`##b8҅8LOq"F  F J KDh LBb Jb 2bbc H F(F8POPp#"IHp !0J j02F I F pF2Fl(F!F(хtNFFQa! !F@iQ`aHh"K`a PKpO8FR44 @(` 8EB  FZ,h!l!H1Kug  P-AFO FF~h? #sC JIhBXBa Hj hb+pB@+x+E1+R# 1>- V z FF F0"F 8F%\#hK F]>(!('( id(v(C(Ѥi5i%5i#j[h[hC+b++ 55i 58-MFFFjF9F@FW0_+SO.OLO`,!!p!ap!"q0Fp!arAr!%r#t-atApr"sbssstt"ubuuuO!bpO O*q `r@r %r#t`t-@ppr!sassstt!uauuu0+##(0d0+ +"0F)*"0F)0RF0Fh"1F)0(9FHpF F9 h+F>((>'(Иid(v(C(ѩi FF(FUu F"ZI4 Fpi FF(FF##p #!cp%#F&pp "0Fx"0F)#%4 lv([XFF lmF(Q/@XFS(X&e%F(F F%=FXF[o8F9FB(Fox.+0F1FB(Fb.FCEF)/*@FAFB8FN  XF l( F"#XF#<&#XFI#eNЅV+Y+\+8F(lht$d(n(Fv F8$8Fl FH8)FhT(-AFFFFx"0F0I(Yh/!0FIFQ/K2BOAD1"m CsR BLf FPO1@F0F AFO21F8F8F 8F FF(BBLLLх p FFFHA:m;m& hl:Hp+h1F0h#(*`1B2 HHH8 FF(FhF he`(F8MpF FF2F)F FF FpF 8Q3Hp FF%Hp-,H, 8FF H8H-AFFF/9h.L, `L `bEр8` F . iCE0B$tFE+hij 8Q-MFF;C>X@FOEFLO@<SE-=5E 0F"Fh< 0Q-EFFFU3+'gH\@<SEVH"AFFXc|"|B"3B2B Hh8F7(F0QpF%iBp#S```E`pF%hBp#S``hh`E`S````F& ,jB F# FS``&`f`-MFJ| |C#|CC|CcB$x + [; + & + FgD~L F! >F(Հ"!F0ia#` FH'cz%zE%zEEzEe%DE8! F(|9F ha(\Д,0- .C#+l`(NO /aczJ*zJJzJjDE3FS/U`#h5aB`+x[+hO1R@75EF0+++ji FB+jiR+ O1F0 @   O 2Lhhi (FX*L*L ;P+&L FHO`@```by#y C#Esj ubE B* (aF8(F(FLRFYF0&h J`;`x``PhS````#  0QpF F`)FFF0F0(];(а@ p  FFF F1 H;h# HT_BH0Fh(-h -EFFF W0F h$HhBظ\HFZ_UE8FhxhB+iB٧9FhiFAH*ihi?!8D4na@F F(kiD -h -AFFF FF HT_B@Fh+iBjiC;R#P-(Fb3hFB0`HF)F4` -h-E FFF[ F lH+h#cH'FOWE+hESH 0D%iO;4FB%%p>(FBh F|h-hD-AF',iDEѽ&#S``'`g`#i`iBh FP&6F F F#S``##`c` F@ F FzH F  FFF&M(F( @KFZhX``#B```aCaaa bCb M)FF( F`4`8Q }HFFq0F (L F|&Lc|%|E%|EE|Ee%DB!F0F{Fdx +; +R#jIjjjIjIjIjIjjIj+8FD0F0F0F0 )F )"# # +H"#"#-MFttPpEEѽhB-h"QFYiXFj9j:H DT9jBӻj DB Ha9iHH6hP8҅u?)EM#BkB XDPSB `H-MFF!FFF8JR;SHHU$@FBѪD("JCFBH<"0 :FB@ #)BX+kPF\7\00F,0!k0 FnHR RR DB8F(:jD(000#DrD F}>Z? F!? # @,0(`0 PK*F@ BkkPF\\00F,0!k0 F(ЫjD(000=HsW ,W\JBW ! D*FWW  DD 8(?DB_h/? cF<+h D  *  bZBbR?bZ*DbX*DbPbXR@bPHV@r!A FBRN  +7 FFI (iE0H8҅-AhF+F HJx xC#xCCxCc`+h;+`Jy yC#+h;+``)h FI92hC2p/*h3B*`BEDAF F`(+hDD+`8F4aBBЈBA pG pGO0pGO;hBHpEqF6FV$EBqқhHKBKAB cF@Q-MD0,F FXFCMJ0!h 3`=,F1,O2# ##u1bu`qbKhKB!CBB@'J ShIV`#J`$Kh ,""OCCCS$ J#CS @Ez𓀤Eph)@Ez<Bs'FAF<FFEz-ӢBs#S``#(F+`k`O7aGWC3xh$ DT qqC0! F Ǽ0000O4hDT Ckh0P c O3C SO22(-h(,?O2O<BRB]EQE+ѥhhB'jjjjBBH k e#S``#`C`KF8FKhBM,hB jX" I0 F> $hHH@Q%oх7@u RCOC `BR n0-MFDKFBF~.|(O2@(i(tO>;HhFBh9Hh)E-EU$ AE~ #c# FeE hШh(E-EU$ @B~ <FuFeTEuE * F)F(HHo@Q sF"F FpT N"F+F I HV Hp#2FF)F FK(FyT)-M@vFHF,## - DTEU-O8H x=J:8@F Bzӷ_"F (*F(CA;K {Bl 6aA K6 FV V22Fy*j j R O1AQ$Ke8FFF  )`@s@1@ FVkF2F9F$ (JKdL@r@c@#@1Hʑd}F"!@ TeTK@E@uEBBE"F I Hx H"#D#!2F@ʑd}PSIFH$th bE("TC`` #+`B")(<E(џ rF4(ĕKh;`H@Q&``3F F2F hFKFB9h*F(1 9`5F`FF)h8FF(hW.` F-MF x@s"d e$%A Bz9"O f O;K[. ZF(FQF,Bx  "'(F'QFZF BxOOf BR8FAF Hs H d$% 0klv E)FF 0Pll)FFEp7@s$!HM4 @(@:D BR!F#F#H J(@*@!F#F F0! F(4'%#&Gpp"Ipp8D##u#cuKuu KO K"FK8FKIK KKKKKK,;ha HӅххHх҅ QхhхxXх NFO4hB j"9Flh F--#FFFa$hхHH! `"H"ZOsK`]҅ pG-MFF FF.MM(F'-)F F"GKF`GKF`FK9F`FB-* @DE,;FOE3#B_F:hD*j%8@:i8Dh7Ka=W5H6Kb6Kb19F FSh3(2)Di;e1 FGG$hBiBR$dH "Hh OB OxlBOqBr$PDxd+DnjEwdEr" ph D`33%- H@(K`O0LQ9M,h,i0F(aF(\1O#0J1I1HF(LF+I,H+KB*"####J#I#&HFFF`F@F FFF;!8F2p H9#" IC HF( HI,` FLQ`(х&:J:d:fFO1FFF0@O2!Fx+F!JO2lp FF&%%DB (.(Iw`_#&;+ 0Fp))H(4<$FFF KB 8](@83%0#%0@44 F<4@ pFF>=65OC FpsF(oB$O4 F<4@C y@:7+"C  FhF?([(*(7(F 0FhF](FhF-( hFBۄBhF](c]B]A(](-B%hFB8F F6)F FFG F8FFFF&#(F"F;F1F0F#h#`,(FFFFF ,#"F1F;F(FF FLpF FF2F)F FF Fp FFFF L F,8L;F2F)F FF#%1J 0p 000+J+F+I,H PF(F $J+F$I%HF(9ѝ 0NC 2F+F"IHF  0C IC 2F+F"HFh 2F+FI HzF Fp H3(х:::::-AMFF$FO20F)h X"8Fih( #h4,  -AOFFBFFF!KB(hFh+FBF9F0F( F#+`$ FDF8M,h4+hiDBch[  3+*"h2D# FM8@0"! F M!FOB(`"+ha!#FE@ JF@F!J HxF F0UbEfiVa9]`L#h3 H_ H#z ! Jch! hO"(HPQaz#-M`OA F(qFDF'K EJ٫:F 0F"F 1F@)JFB0@(FF0F "F(ch2#F#`3SD#FFK"#d# #AF# O@`#CKUbEfiVa p"kF;Fe"#e H(#BBLH F p-M2CFF1Hr0H/I/KBB"i)F :fiB#iDB  O18FFF+hS "9FPF##QF28F9FH* QF8F@"YFPFkh+h3D&UbEfiVaՅOA F(HHOB#!F#H"#F(#*s H F iBBH FO( f-MFL FF PN0F *)*"FPFv@F&@㱵OXQF8F pF ,5qah)m۸ѩBOOahi@1A-0Ѹ+ Feh>-A$Kh+=:*<Ѹ9( 0 !" ! ф* 2k.##h*FQF8FF F.k (&bN`N^LQ8FFCr##&Cr## 8HKcKCcKcKd5 - 70@?H#FFFl@FKh)K#!8"#K!#JHFH F%  -MFFv! F=F(W1F(F/hF(\XFNIEF(V#F#FF(KAFPF g@F{h;;l>K#"fg7K"o8IcF8.3+z+0 "!@Fe1Kcb1Kb1Kb1K#cck{D0#E0#djid"e@"b` ( FlXF!> g+i;7;F1F(F(9(1F"o(FIFg F(F0"b`Kh2l*h`jhrZ`HЅ҅HхY- ҅PQ-AFxFF(SЄh#hBKcy+J"i:Fh 3C0D  BBA2ikL<@&8FFU M(CF:F1FU F KBF FU CF:F1F5LLLL -AFxFF(XЂhy+NhBMSy+Li9HhC 3C0B  "BA4EikL<@&8FRFU M(CF:F1FU FKBF? FU CF:F1FLLLLL  IXi(hy8 ] ЅF !"F!FF, FI(i҅-MLh F(  Fh%+- FiFCh!ah8H!FFP2JahBF0HwO0!F(F0(o(F%FU4O<<<B FV!( FMgF FaAFF(i;iahH6:FSF(!F0F 0o0Fk<<=PHхz7Mh(F(!(FF(Fh%+o\W!(F F0M( !(FF(O4$ ]HpGHpGHpGHpGHpGHpGHpGHpGHpGHpG )p FٱoN4h,K FhFDcBX\B KhS$KhC$P3h33`p$  F#lh+ M/h K N3`S+h7`C"clCcdKh< @}: qHF FFFc'3x+;lh;+ "!F(Ff#+p^#lppsxpx+qxkqY FLLL/EH%;H1H8Fu+lhl"Kldh<@+l` F8LL pFFFj#lh+cl3`#cdK h*`$` FpLLL,-MFFF<-t+q.o+lh+m+m0+i7O܀9h R! {J{D$,)"d +"F #"FD %L9h"h0hR! B "L2` F "d0S!;h"hR# 32`ZBXSB;`0;03"Kh< $kl#kd L L L L$  -MFFFF( -D,Bжo?+lhB9ﱻ7к4кB2Ѹ x"YF Ff"AFa0[#s#cs+lh۱+O!F2F8hO1F8h K`$klCkd FLLLL(,8F+lh+$?"Kldh<@+l` F8LLL 8Fm+lhc$K`+l` F8LL8Fz+lh;+ $=K`B+l` Lx F8"Kldh<@+l`LL FB#lh*"`P" FFF0F FLLLHpGHpGpLF#hFOb! h"o2F)FOb hh Kh@pO` `(Ob!h$U0-M~F(B( {NOM0`0Oa q8`$0h8h4`+h3+hY4,(hwKwLhvH?0 ?8`! J(`($O`4+hHY+4,! 3cK`(0hL0hbI F(@4hM]IF FF(@0hYI$oo2` /"FFFF(9F0FfhhBh#hh #o"FF FMoF1 C2F FFh(!F0F(si?c F!F0FB8F $/`s FIFFYO3F*F FUp<'-AF FF8#x/+6BF/! F(FF!F8FF88F(DFFBBРF04/+/!@F(F4F)FBF8FL(F%o8FF F!FF(F8@-MFFFFۻo F$E?o=I]/):BۚBȿ"DB!FPFFFS[Ex#/"6]TE B$-ȿ5|U!FPFn ۠E2F{%F&Fb#o -AF FFF:(-O0 Bo BFB3`B@FF8F3(ۄBoBo "(o ]pF F)F Fp@#:pK3pFF"O1(F(F Fp!F(FB"!Fo-AFF FF FB BF!F8Fh*F! F 4-D sCFF%B(Fp F1 0DB5o-EF%F (F@F %G&DBO5 F1 0 E ظBTF5:FAF F/(oFF0 +`$ FDB-O3 F1 ~C#DB-o-(`F?FJ"FR@ e-A#)F Fo FBF(shB0FO(O'F%F0FAF+E' (o 8(>S ۤ####Ѥ-o 5$-AF0F&x++筱= ''kFAF0F(FFo o  FC*B*F F po-AFFFF F B(F "F9F*F0Fo#F CF FnF(  K@BS K(FpGHpGHpGHpG)))i'+لhD$Bh"DB jBh XB   8F(ei++ bj! FH_OSca8o o Fhj$ D*FD۱B؆BӘ DB oh?=DB ؤ oopFFF`hh  ``ppFFFPkjDjbhD`p-A FiF (D(F UO S#ah2F )D6? I`fbh*j )D >`+j#b-M0FFi-@Fh ?!j'DBFF 8FF'.Nۡh )D3!D#" F 3FpG@F [#j;#b(F!jsh QD F!D8Fp"jD"b FAFVF'FO@r06`0` S`5F-MF FFFع(FR.i"F6#(F FXQ#?O` F-AFFiF(F)B 6#F(F)DA"O4 F-AFFFFp:F1F(FF B:F#F1F(F)0 #(F @$@ 3 `CF3FF(&2F)F2 FpFFFXFH:F1F(FFF F2"#F(F 2F-MF FFF7(;CFRF)F F(6C1)F F FYF8(٥h-]Df'"1F FhOscQ4F:F FBFQF FOsXF>Ds`opFFFF "FF1F(Fp@pFF1F F( ۣh F!Dp@#(p-MF FFGh(0(F)ki+OkjAFZF(F2F!F(FOOSca6cbf` #(FS ((+j ( DDE  B ?/DB Bo'F[FBF9F(FRF9F F <K6#`OScaOSf`ai a 8FUF FcjB!F Fh"jDc`(F8F;(h(o ]o JC o &JC )𵅰FFFFF(hco$:F1F(FopFFJF FC+3F!F(FJC+!F(F<(F p2F!F(F(!F(F?''-MFFFF(F F(FO )F F 'F  р 1F F FFX AoZ(0"  N :D F # 1FF F( CE)F F[")F F1FF F5C(F;F*F F()F F-AFF$FFAF8FJ`+ohZЫkFAF8FJFXF0F|( 3o0F4-,`ff-AFFFFFF(F AF(FW(F !F(FiFA1(9F0Fd(!F(F"!F(FF9FFF0FBF9F0FC(F#F*F0F(!F(F(o -MF FB(F;XF zF(FF (F(@(FI -g4(FIFF4!(FFD.Հ!(FJL!XFJDCF!XFJcF/РXCo9Ӱ6( p h3 `0o@ c?#p h?Z` `Xp?@2 b"p h?Tc `Spe%p h?eb `bpO07 F$x F0(4=?4FO0h*(Г `\CoӠXCoT,2 `@1\B :B3  hXBoӰڰ? h 3 `pG0BXB h @\@ `XO0pG7FFhx# #h02(!F? =O07 F F`0(=7 F$ F0n(4=(ݰo4?447FFh# #hp0G(!F? =O0(ܠA+ 0pGBXpG3*pGK\Q(ܠa+ 8pGBpG3Z*pGK\QpF$B 5`104.pO1,0@pF0FF$ Fp2F)Ff$?&: F5;,\Go#Wsw3 ap1aAp?acpp0$)F Fk+;o F g??{cCpFXAoӣ\Ao?# ap?acApp0Fh* #1@Bр3`3+?#`o0$H5B0 ]C@#Oh@@; 4L DB;C@۲40 7 F0M\B0K$5@`@5F FF @" F F} +h$ FphF F"!0F5#3p#p$spp+h 3+`phFF F "! F ##p #p%cppD#``;a3h 33`-AK xF*FF'h1F F,a A0F #Z`8F1F F g,a F 0D7硊FhiF F@¿"hFF"!F F##p#pcp&p``#(FI+a q (F I q#cqcrrr#shh3bx;hD;`يhFF"!F F"#bpp'#pp I``+a(FlI q(F`q@*i (FI]o|rC t!#"r#u!# r!sbsss"tbtauuuhh Dbx3hD3`(FI7`q(3›9hFF"!F F,##p#pcp'p``#(FI+aN q (FI q(FIB`q (FI`q"(FI(Iq(F0#cr # rcshh3bx3hD3`يd›ϊ-AF0HFF"4h"!F F##p#pcp'p``#(F$I+a q (F!I q(F I`q (FI`q"(FIqAF(F"qAF (FII`v(Fvhh3bx3hD3`(F IqD_يd›hFF2"F F!b##p0#pcp'p``#+a#cq#Oq9F(F@9Fq(F;##v#cvO3vv#wcwwwy t(0#)0hh3bx3hD3`-MO6m #*IlF%FF"4$! F .3#0F)F[;GoEF/D$" FI8%#"0FIeq+!a0F v)F`u F q q=Fs)zpG-MFhFO 1F0 +;i Ka p1F8FNFiI:FH ]iHGO07FHW 0 BH ?0B{iH 0 + kh!h2O HC3BL* JC;+D/8 & 0h[ABBУigHh ch DB\IcH iaHd!#h@ YCTF(Rѣi\HGo #h2[DCkhDD Fd*(d""hJC ; F GBF DIDH iCHGO6 "hD   *F0 0h3BУi2H!h @ YC?1!?Fi+H #"h BC h ch DB?n%KF#3 [BFYF3F F G B5[FIJH 9iHG0F0ŽT0UsSw*DDB#h2[ CHcBs"0F  D UF3  YFci FGkhDD 0hB?iHlIH iHd e>ThsF p$%F0F 2(-@$ x.*@$5&-0F$^7 FP  px+4B p4B0#!DB Dx#@ @C0K#DOsB  -AFFFFlF5F2F)F8FG(%`-h$h-&`6h$h.%`-M hFB FFk% T"!PF]ch`#hcFB0VTl%F.EFEhF"F`[+B.%.F#H FT<AF8F"FK,65FZ& "AF8FF6F1F8FG(.`u`6h-h.ѽ+`]`-hh+.`*h8FFG+h]`-h+h+,`e`E-MJ hDhhDhc@c@DJhscJN"Dh"Dh@e@Dh5UJ"Dh"D,@Dh4D"@vDZ@2Di"N>DD@k@3DNiscN>D.D@e@5Di5UN>D&D,@T@4DN4VDD"@Z@2Dj"N>DD@k@3DNjsc N8>D.D@e@5Dj5U$GO?'D,@T@MbeD%Db\@,D:MT5D DdQ@)D7MqA=DDac@+D3M#5DDcJ@ *D/Mb5D%Db\@,D+MT5D DdQ@ )D'MqA5D+Dae@DhD#C`h`Dh`D` D꾤K`Kp~('09|eVD")*C#9Y[e ]O~o,CN~S5:*ӆ K`3C`)Cc`3`#aCapG#Eg-EFia(CiF$3CaCiTsFCa@ TE"FE RF 9F(F]@ CC? Cchhi[iiZ@@Z@C3cDD@C@H D DO@Hc`DID@ftDOh@ D4@ D`=D,D@ dO_@/D %@DgD:@B@eDO.@DD b@D`O^@>D@ DDf'D4@ DgO T@D;@ DD+Dd"@ DcOr@*D@D0DbD@D`@0D~@eO~@/@v&D 7D t@`t@ t@ V@&D g\@O\@Os|;@DcD  f|~  OrM@ q2@ B@YIrD(c~D OH@p ]@OIuD,~b e zOww7D P@O xOvpD `DwF@>D k{@Os swD D fz@ nrr rw@ DOgu@uuOqItD&DfD@ttOq I p D4O (yZn lp0p pD D kB@ rrp O pppOr r:D Dnr rrOqIxGD jvvOvvfD $Dgv0hvv| ~@(fDTO|||Ou{DX]D,f{{e{Ot~t@(tD\O~4d~~ ~D D, jwww $~g@wD\O~~~Opp0D  DgvvvOrrx@DQs1s h;s Hs`#DcCD sss @C sDdzzzOsE s cL Dw wwOsDCsD4bs s,s sL c@Ds$ssBHxCDcxxxOuu@dE%D{ {t OqC&CI Et&Dft(ttFtbNDnܼr rrF"Ct"Dt ttOqaF pNb c@ D$zzzOsB;Cw;Dcu u{u@e7C/DuuuC.C(u.Df|||OuGubHD Fu uuOr N~rD(bpp p pHc@D,sssB N(~sD0c~~~Ott@d>C&Dt ttOqC I Jz 0Ox xq ,IWDx  Dgr jrrxz@BDOxxxOp|D `Db| ||OssU@D`s Osesv>DC@3Dcv vvwn@>DOzzz~D_@wD f~~~tr@"Dt gtOt{Dx@ XD bu`uu { U@]D$Osss s3D D esss s DhwOw wsD D kv lv vr  DO p ppzD RDcuuw~]@uDH,b~tOt~V@DvD` ~~~e~h@Dfp0OpppDs@Dns `ssL tDd`ܼbD`aVaDa@3;3~߯-EhF?`(ChF(3F(C`@ ERF@<"AF(F,CC=,Cc;,<DFE@  aE5҃I!O1T@\ @B2 @B)s%4308< >dEADqD5FDD qEcDY'aE:>F9DADBqD4DDDF oo BDBdyBqF;FF,3F!FFo0F&(o;OG   D՜Yp3<.#F#F>F>.?GKN %9D I LO4%1DI !7BUBkB-M ! %FF%1)%k!B&$4>h$`OqVh`V$ `N 5P1E5@l6%@l%F!51)ѽ2P>'7/3.5%RP%745D-$B&ѶEtF(4FBO8 F 2 **@𻀺o  0 <EO0 5PUE5 | % @4"O2O  FbF5{=F5B=FBP5P%o,uD /popo ED%O`} /DA <@\=,@\5B] 5B1  E+%*"F%D BB3%@D-Ѻo\h ,hlphPFs"&J&Jd@$J$J%~%`%8P-0OE@'O@O _R 8@B"!F' &EFpH 8BF>@h`@99MEرiʱ#!aAcOACa`aQaaF`S``bbbcccfedpGopG8F F*<x1*9<+7o8#ajJbbcj Kcb!B0R#jjGF-a#mB`+ #MbKc F8@+3/-`cj"jG#aoo FirCjcQk"jGj"cjiG ao-M*FFOE xDOsBD<%DB٥E=D@)*DBOsBDOq(F< D@;D%DVS>< #D DDYD D!D !D [D!D D!D!DD!DLDDDDDDDDaDDSDCDsDcD D D#DD2B FOq T(F FOq N FW7ASB.?g:F1F)&D>DBP FOq 0(F FOq * FK < DL @ dD+D D#D LDD #D D LDD #D DLDD #D DLDD #D DLDD \ D#DLDD+D,D9;D%D -MF(Fi,ChCh+>#hk + ##` 00k0#"($&0FJ/ !bpt{o1o hZ ##`/#;?@D5-ٓH3B"FF"a ,`#^F]Fa#`##a#jO2ch0! N!K0#+ПK6 bj3BҜK="ca # #a F4 F#`q/ɀ;?@D5-+&a`O@#j"`#i"i ,`a%#.F#`-@Ԁ#j^`#i"i a%#.F#`-@ɀ#j#`#j2 `#i"i ,`{a%#.F#`#icр-@#j&d^a#i%.F##`#iX-@FgE(F!"jzihQii D[DBbDRZFQF@#iZFQFiY!d ЗB#iQFiaDf 0p0jccK"h0*B}Pkk+@^"ij 0(Ghc(@Q##`oK/;?@D5/;?@D5*/;?@D5?"i ,`aAA@*A@"j*?8a5"ja##d##`#iS7/" 0!j2a$#ljB>Y!d ЗB#iQFikaDe##`#i- "BвKh"j*Sb/?Q+?@D5%.F"j*@#b"#jc"FF9a4 # /?3;?@D5-6a4`& #5F#`hk 0p0#cc#a40 ##`+? ch{@%#/?;?@D5-c`A+++zKd #ceyK#e#e##`=vK0## #@%- 3 CB kK/?;?@D5%#.F"d#`"l*?xE(FE(F?QFZF  D[D#l #d5/?;?@D5 -D!31"fcfeO6+AK|#f##`m/?d+?@D5-Zf7J=2083$ nB!0Jn+cfd#ceAE9RAeAANAR E*@+0ѹK0##`#h+?xcfd #T<{cepl "n  (UЧK/??@D574 1= EC739C9#/h{  E@1" E@ 1 /?q?@D5/?g?@D5n n"e"eX@bn tK[##`/O>cmloJxBF#0+/?1;?@D5 0p0@Fcc 00pkk#+"ؚO3@C3@@cD #0 E /?;?@D5F@m@@;?Y:K#d##`lC##`O>m moJxBF#0/?;?@D5/?+?@D5BO2!l@&D!d@+"ؚO3@C3@@cD #0 E /?z;?@D5F@m@Z KyAAAkBUBd#D#`l[BO2al@&Dad@jDblB ١KN/?;+?@D5##`+?.clB!l1D0E?j cDsD( B( F`kDB(F!d9˃B#l ##`D F+?"l+:""`h##`h#i+J##`#/?ҫ;?@D5-0D0iDabiYD#ia4#i{3iB WK0##`H3F%.F/?;?@D5-iBGK%.Fj+"ij+c@bbpjBhk IӉi#+cjbP]0 *D  2D i2Dahzv D#i2Fi+FЯEa4#h ;ZBZAch;#k.CD,0++o+k E(FD9DRF  WD2Fhk9D .c+kjSDB#+cjBSDg7B B BJC F^8xF+x,H\O08`Czz 3 H #xF3-DDxF0-H0BH):B:-IF&K %KF FF<#o"JdFHFHO4 F 3h ! F+ 1cK ! F)+ HO43` FFFhFFe(#"F+F9F0F FFF\" F!F(Fbx#xayC#xCCxCc"y;B"yBByBbCYHO#XKXJXKYI pb|#||C#|%CCC`#ctCb}t#} tC#}t}CCC`#cuCb~u#~ uC#~u~CCC`#cvCb|v#| vC#|CC|vSf,H0K0J,KL"##b}#}C#}CC}Cb+FHH##K#JKb~#~C#~CC~Cb+F(cz"za{B"zBBzBb#{C#{CC{CcBAcH K JKUk=k:k0k솀jkTKk$skK𵋰F$>FhF200C ,*F3a  B# F+U -MFFFFFhi@' 0DFر?ziir !TZFQFj=#pBFU Dbhi la_(G-MILFF% 4  AJBI,F+ FZ%0FYF(OS% F1F- !;F =Fx1H0K1J1K1I F2%#@F(p G(H$H#&K'J#KYFL0FFl$ F FF F 7CC;?B`Ca#90C:0#=0C@ >0A0<B"B0 BB?D0E8C#FCC;GCCaB`#A0CB0#E0Ci F0h0@C#j CkCCD GC`}#i0Cm j0l0hC#n koCCC``#m0Cq n0p0lC#r osCCC`C#q0Cu r0t0pC#v swCCC`&#u0C"v0##i h0tC#j CCk wCb+FH*H#)K)J)Km l0C#n CCo Cb+F(Дq p0C#r CCs Cb+Fp(cz"za{B"zBBzBb#{C#{CC{CcBAH7KJKmkcs0kkm-MаF3BPF@KxxC#x#CKCc@;B FkROOCqC#ij-h0)D DOA D@(c F+FSB Bs FO(K @ R;[(O"pbDZD. DRDOt: #@ ZD@DRDF 0 g$U?Q+D+`Bj7FF&FFFF(JKI#K<K" KatS#Ca#b##pGg jgrn<:ORQhك-EFjF@B(F,0:F DFmj+D?+أb, GD"QF F ?2F9F F%?6BFPFyL2B2(-EFje,?7+O O !@DE+"jEVu#DO, 2 ,2 ,* l\,6* -,AFl\RF F#S/ BO@Ob -MF FFO F8>H>K>J>I?K 0CFG(F p.H2K2J/K,I 0BB #Hv(K)J#K#p (F(8F "#!FG(FP HJKJ KBBH: K JK?L\LTv솀0kLTILLLL-MO kF FFFn_H ^K_J_K^I='ZF\HYF '8FF/kBF(FG(FhѺS#(F0 kjG('0F.hCHHKHJDICK'p//SFBF1F(F4G(F`5H;K(FU HKJ' IK-(FD${w?LFF0k솀wFFFFFOGGu8G4G]GYGGG$(FB$5(5)5I85B&ЗH#KJ'IK +@(F$$+ЊH#KJ'K{XF8%(PF0G(F?(_zHm#KJ'yKCpF3Ds ܫFPF F8`'G(FбcH?#jKjJ'aIbKn&(F[FPF`Gp3+TH ]K^J'SISKP $&BAGHRKSJ'FIFK6 #(FK$$<5h +:H#FKGJ'8I8K[<%<VhZ`,  Q]`D s` ˀ#G0; S  G 0  +O@FF  BF3F !ܨF(> HKJ K I&G 0  +?I4F{?LHH솀0kGGHHZHVHHHHH8I4IwSIPF,0hܩG(1xHH#KJܫIKw& h#GPFܩsF(<5i )цH$KJܫIKT&<5<hJ ah P(h0;h00 0>``;(FFB(5+@gdH#iKiJ'bIcKO 8h#FxXH`K`J'XKVIO #$;B2+r+;O>hG0Ft_O ^U6V0F&F`9HCKCJ:K8I1FUf(JXGU* +Ho7K7J+K 1FXFU LK # +| AFPF,0 G(F(oHH#O K#JIKu(@ +˂+@˂\F.\1 ZhH!KJK?L[IWI솀0kIILLIIFIIIJII T& 2FCF !/6F(ђHKJKU _ #PF/(@ 2,ICEr8FMD(Ch=1FVhdBFh_h "FW+U7CFPF/F(\1F@F(bjH#lKmJ/lIgKO *Z +?G\F37cIMܨ1FVܨBFܨܨ(@"FOH]#VKVJ/MKQIB1DEHI#NKNJ/CKF*ٞ_ *:F+HF<5i .0H#;K;J/2I.KN _0 aO <5r a3H `r`_ 2sl[H#"K#J'K8hܩgX HJK' K *6HJK'K?Lwzu0krJnJ솀xjJJ@Jh60FFX|HV~KJ'zK$%<5Xi0<%Pa(?)1F_aF0XDF(?<5ZFYiI #  01F@D?<5Xia<58hܩHFPPHUKUJ'OK4+î>h60FFXEHKKLJEKKI  @;HDKEJ:K* 5H#?K@J4K1F&G F;IT9IH8I8$H5K5J$KOh#BFPFGzFD5+?_BF1FGjF(?VMO O@FE<5(%##@5F 6壛@%`(F00?LWKRK0kKKKKFK솀KKI L񇀬xjJLpFh`ich˹hs Fp@y+Xrphn5h`hBg%+X]ph3{ W5#ihBP%pFF F氁)O&HKJIKbhB  "F0FfpkhhYhy48hB@"FkhhYh=4?Lvv솀v-MF# mFF  `l+Ѻ%(Fdl+3k skcH#KJKI дkDHqKJKOp!F(Op``(Op`( (_-{/E;h+B%O; R? +E-*a ch$Xh `(πB nHRF N  !;FhJ^F(l^H dKeJ^K^I ;?CCC`#=0CA >0@0<C#B ?CCCC`#A0CE B0D0@C#F CGCCC`#E0Ct"F0##9 80DC#: CC; GCb+FOH*H1#-K-J)K;= <0C#> CC? Cb+F2(ДA @0C#B CCC Cb+F(cz"za{B"zBBzBb#{C#{CC{CcBAH K JKPmqm:k0k솀kmkL FFF" F!F(Fbx#xayC#xCCxCc"y;B"yBByBbC7H#6K6J6K7I pb|#||C#|%CCC`#ctCb}t#} tC#}t}CCC`#cuCF! uu u+FF@H`KJKcz"za{B"zBBzBb#{C#{CC{CcBAH> K JKmn:k0k솀k~kK"pFF9hBphQ?V"`2fE `-M# FFhB&FhBE#3DFS&0AFFFO *hh$Chhh!hEd@)F6F S,0+KFhS,0  +RKN+-M FFFF  H#KJKIO PFFFHKJKIH#KJKoе_ е_ ДHw#KJKB ЌHg#KJK0F(%o@KR `C```#hBض+xH?#KJwKxIp F[D[hhA%#hh[D[XA%5B `H#lKmJ_K0FF@XHhKhJXK2FAF" hF hF hF@F2-r8FYF(AH#QKRJ@K@I FO 8F(T@F 0F ;[#xBbXxxBBB#H!01#hBBF1F FhO 3F2F)F F+F*F1F CF2F)Fw#hCh;U#R# B)F FP:F#h;+ @F0F(F!U#;     .?u0Fpcr|rxr0k솀rKrrrrrlrr's#sfsbss@HKJKK FgOcrss0k-MB}F83 B B}"F KyyC#yxC yCcxB"LxBBKBb2 0BO F5OH ONS~HE8BC2FUv Ccs@VF[BEO.g& GwFfEuNn @D`~@E@[  B1P2 ;FBe jjk Zk hhiZiiiiJ x2 A1BBJ@ OJJ:AV!@@ J@DU$D@ h@h HB! !/@1@A B@`@g@  g@OtO{K D OzOxH JONk KOLh HdBA$@  G !LDE* !e@3Q/Ih@`A`B  F FFF /hӅՅ0 J8EEB#"d##0(Ӆ-EFlFB(FL0:F DFl+D+أdL GD"QF FK2F9F F%6ABFPFyr2B2H-EFleLo+O O !@DEQ"lEVu#DOL 2 ,2 ,* l\,6* -, Fl\RFAF8SZh SRQ P O!NBOAObQQML!p𴿬IȾѾSL!@pG FhD "F#F FOrF Fby#yyC#yCCC`#cqCbzq#z qC#zqzCCC`#crC"{rc{a|B"{ rBB#|C#|rCC{|B`Ca#csCs#ctC"}tc}!tB"} BBt#~a~ sC#~CCs~}CaB`#cuCu#cvCbv# uC#uCC!v vC`#cwC w!0%B""0 wBB$0C#&wCC#'B`Cag#!0C"0#%0C( &0)0$B"*0 BB',0- C#.CC#/+CaB`/#)0C*0#-0C0 .010,B"20 BB/405(C#6CC+73CaB`#10C20#50C8 60904B":0 BB7<0=0C#>CC3?;CaB`#90C:0#=0C@ >0A0<B"B0 BB?D0E8C#FCC;GCCaB`#A0CB0#E0CH F0I0DB"J0 BBGL0M@C#NCCCOKCaB`O#I0CJ0#M0CP N0Q0LB"R0 BBOT0UHC#VCCKWSCaB`#Q0CR0#U0CX V0Y0TB"Z0 BBW\0]PC#^CCS_[CaB`#Y0CZ0#]0C` ^0a0\B"b0 BB_d0eXC#fCC[gcCaB`#a0Cb0#e0Ch f0i0dB"j0 BBgl0m`C#nCCcokCaB`o#i0Cj0#m0Cp n0q0lB"r0 BBot0uhC#vCCkwsCaB`7#q0Cr0#u0Cy v0x0pC#z s{CCt C`w #xy0Cz0{-MFFFFd} #`#;`ؒHl#KJKI&0F d}"(FIFHHS#KJK(F@A.B+ {H?#KJ{IzKp&rH,zK{JqKCC? jHuKuJiKOp!(HaH #lKmJ`KEF(#EtUHdKdJUK*F#F F(HMH#\K]JLKtJ##H#0CDBA ?H#QKQJ>KYN##L#0CDBA 2H#EKFJ1K>R# #P#0 EFBA $H#:K:J#K#V#R#T#0EFBA Hs#-K-JKG(?~F@ Ha'K'J K$JhBBHHP K!JKwlr0k솀(l-llxLFxCxwxtxxxxHxx,y)yTyPyy}yyyy LzzGCz+TD&C Or)F !FE FHJPDm`(H#'K'J'I(K&y;+ H#"K#J Kh怨@)FOrP!FEKshL3hPJRHRDSD DNR2C&BPD@/;`&5w@z8D$0F2 pG! J Hh t "ht ^(@hdwE)-MFF;*9$JHRD4BtCF a(FG(Fp E)B ٲDWEI*OT F hh hhhhp(h FFF а@((Fu@ h(Fc8 (F#F)F0FFH P-MFFFF%} UE$ W%~F@H F } ѳ0FW% X50FW% ($-A&FFF4FDE0FU$18F&E$4pFFhF?ph<"#UCO2`#hZQhD`p0 FFFF(FF0`G0pGp F h@&1F FB 46)#!l```(`0 # J`p# 8Fȹ" K`X+phh5B##`%'8-M FFFFO F4khB"K`#F +h S 0+ :F@FIhw0 F+hSD33`48-MFF|E%QF|)8!MC#hFZ[Ys+@'hE@ #V-XAЙB%O ah0F9X5FKBchB##h S 0YMѻF@FQh( h+7/5  (D"9F0G# F#h:FXAFh#@# eJ``#h+Dh#h8F?#h+Dh+#h+D30F`B=@FQh(7 h++WhF;PD"9F0G(#h:F AFh#(#hSDh#h8FSD`#hSDh+?N#hSD3`k(F#hS 0+U+_ѢhchB?8]FO #h@FC `#h p`#h8F ` hPDCh+?h+?h03` hPD02h h"PD9F0GH!h*FQD F11@ F#hAF :Fh#9!hQD(*F F191 `:#38-EO  F FFF@"oK` F  ;F"AFG("KO4`"+h0!F#"hF("Ko`2F(F8-M`BhF2" Fk`+f(d%O h}a;`shSE")FTK8izi2,XДBW!FOH #H# 2hX+,{`k;lh(k+;h#0x.+k{`;iC% }iD D}h{a  0;/*ZE\*55#O0(J`7FFhh"F!0F!O= O\;iB # F3p!F .hF`(ьChh:sцP/Rh:oFFF1F^E\.уCFxk-e;8-M`;mF# FF` "K` ?PF "KQF"F#+Ul  ;m2Fymh0@0AFOpع(F0+@F(<(F (7Fl+F.F+{`3x +E +C#+D4F;hB{hB#x+5(FѻhSMTN;mETHAFlY!h(v0F  ) уB ^x .23Ex)Ѥ1p`+F"(Dt&FF0\F=+  OhBO#p;m[AF0Fl4O#p\F0Fh9m (\)Yx)#F3;mӹlk#({i+{ZF1FHAt0Fh9m(?m(Fcx+h=*КB#ZF#p[FFhB#p3x+"K`8<;;FF$'khB *hX+40G(FFKJKF(F)F0FJFGB);F J0DBؿ$p)J0D0FQK9wdžF F!ǿ"iF iFH 3]D-MF FF&o 6.< 2#%CC%C BFF9HM~&<$ # %CCO2  " @ @@ #%S9F#HSBFQF"HO ! ! ,KO  0b   @@ +C C +F  o &DaFH,!FHM[} }-MFF@+FFFF@ .F$)F (F3ZRF0F.IB('FO FDjE)I #D0B4}C# F.'#NB/!P3kDH IXF-0@*00FDD  - 00۲ 0 0; x$p31o ]Zz;Y-M=kF@+FFFF@ F%1F F3O {`-kFzh УF`h2FQF@F#FD8`hO w;hDD8o 7F , FF FF "  F-AvBF FO/0FD)Ff#"$mARA,u ۼBu ӧBv ?f@[CsRdS DtOU8F)F(F-AF FFF{F=hF?6$ $<<_<6ЮE]$O  D i E DEB   )iaE8 `` GEќB<ЬE $ D`E 8GE5B iB $D`EEO0$,AhB !t,Q\ 9BMahE(O2RE  *F!F( #*F($ F "poBdp FFF 2F)FH FpF#FF F "chh{ DB DFO (FbEOF F!!QF<2 F !bQF)F +hZ*`x)+!K2! FQF/+`9F F+K**Yx ?) "3+`1F F?)3 "+` " ""XF(+h FZ*`x዆1 7% RRRRR x!^SBSA 2)FFxx+! Fm F!!@ 0 F-MF! BFFFFBFF F!F+FBF8FF6B,&F pڱLC+B &\\D 0D 2ҲBѩBFpFYO2ڿB;?+pG DDB;?+FxF2,;+/*0F%x#F4-9DOKB"p0FK;,FDB K ,FɲxFBpG*FpGFFx3)pGFFFzFFB5*F9F0F#lsU F8F F+F)BНB 8FDBFx2,FFFF9FF*0 D8F00F$ F8)FGF 0\oF(D@&=F66.G ѽ0"[ CC[00)F?C F000 FFhF*F!FhF0FhC3SCC`pGH`K`pG` H#FFF砆vQ RHkOF &3  % 01p9D9D[P 3F03SpTѐ #KC 0pXC 303p 01Pq-MFO '8M9N FEO | ӽMO @ H@1L L  A AA %H"  O8 < "O,"02,ZD ZDbDO,"02, " @   " 0 0002  F,#GGŧ-M!F@Fк ! &+RBcC)𞀺O -'< !q+'<)>R>O  '4-'< x <!x_ @K1   #B B@RR40#!0 B FFOEE8/p5EE<0#+pDјECX<k &0&"F+F:1$s<DF+F0&1Rк кz-'<  XF CE83:$s<D"F+FO FCE8p3CE8p3:B@(D FF; )@"FF !:,BE8^]8lCE8p3gdž-AF*K*FFF  F'B<"pB "B0Bp;2B+Bȿ#D#F !!FG(CD? B B"p7Bp<3fNF%KF*FFF0F%F("FB)+ &"F`B*B DB82B۫BԿF!ȿ"= DD"FO `B88B8p2-M FF(CF(O:(;xkBVE83psE<# <%+VE3pt$F-*A0*Y0: *JFO F+0 (Ox.*hZx_0 )\9F# F+0 L#s9xh)X7:xx*b*r%*X*VE<%#3p;xt+EspDFzx{+* г * #* **O8DDD@D #"0UD"0**џU;FO3#z)k) L)zFZ)O1Dl@l)xxl(L!7c:*P"-ɑɑ͑BF3F !SE8p3:*ܸ3̿F"ODDVE8U;83p !#FFD* ܸ3ؿ#D&F7SE8p3l)U+QF40FCFFg)FQ+yxU)I)M)RD) и? OD D! i)pm)@a)O hDa#QF0F#B4QFCF0FFFF(FQFCF0FF(F_vI{x\;FRFD@!O:oM @ @\O (\Pp) 1F1)А!$@p4 CFPD@x$@4){O F  F <9 һ FO.   "*Txl*B*L* "" s*  F"4CFQF0FU"".I o  F+h4F`5VE82pD  D L)5%Fih[+0F FQF]FF? l) Z) h)*ht)z)!*h*h-h*E1Yi;l FhB ` F S+Y]pGF FoANR]pGmF F@AF F mQ ]pG#F M Oku5 F !#F$01 +.FO0F@7 F"F x x@ 0x0+ Cx J\D 3۲x+#0 ` h # `pG h+# `Y Jò\D D 3۲9+Կ0WpGOppGY F!F&F0xB.`F" "#`FFFLFo:F FBx*3B *(` x-,н@0@B F"hIx\D 3۲k+m+g+рS#`Sxi+2"`#hxB*3#`Y-A FS!F FFfB FC1A8 F"hMx\D 3۲k+ m+g+щAQAQS#`Sxi+2"`#hAQxB*3#`8YpFF)KB J \@Fl;]v `!p@8B!`O0pY"տ!-EFo9K5b2$d!@FvF)Oq@Fn!Կ''@mD K :S*0!DhDX a'O0Q-EF&O8 jD# uB ci+#kHh#CЩh@F!D #BB!@D]j(??1!?6pF&Bki++kHhpj,DhC#Cch+!/!i#j!??1!? 6i)Dn-AyF+ѽA&iDFBܠi*i "ih@F!DO(ijiB!@Dii(??1!?j6yF+*ѽ@,j,DDhhbich+!hci!?D?1!? C6+Bۨi!i)D &('KhFBHw +H ELF6#J`J`J`J`KJ#?`pG-M KFhFF0F@I"42TO &F! apppqqRFIfq 2F RFAF 2FKhMؿ[:p N MI2h+h hS@ B L Kh H3h#`"h(hp@I"`:0:,:Sh\KhP A1JhB  L#h3 +#` H#"#`K``}h9-M*F FF")FOHM xJxC#(ыxxC#+"ёOy/ 0 :FQF B ѣyyC#г6@0Fq#q#qFBFF4:F!FPFBFF&I:FYF FF51F*F)F8FMO;h+"KhEN0h"AF#MFFRF FLG"AF(h!h(h#;`#`3`?h::|Kh8 pG-AFc q9!$(ppq5 !lp(qS$ )rir@!phqr*{ [2!!p!ppap#qbq4GH>Fh'F #;F`pFAF8F7>H+(b"!;H(\^##p#'cp#6Hpp'qF(Z(Ra#cq#qq:F0F4+H*K'F(FF@FX<#;FFAF`p8F7"U"p"p"q "Zq"!q"qZp#P?(ݽ6 r js s (ss)tw ]##p#cppp41F H84;IنƆkƆwƆƆ-AFFB!x)ѽ)ex1)^С3ڲ*WHU+R#ѝٝcᝅccc靅)S!Yiqc"-H?5,D"*H")H3cx+"&H- #*F#I$H':F@F#0/F?- @#*FIH?'h/F"HxKp"HKO*F8FO5;dž0:,:(:$:ƆƆ1dž55"sF1F KB#MEq+p+x1Fl+xl,p@pcSc-MD)F8C+Ѹx+Cx+уx+ F"}Kh#JBR[Bk3:FgzKBx*5*Kћx+ F")FO#")FnHH"mKmHhDAlKx l4 F@hKx+Ob!FfHeI xdHQF"cH$#3`aKh^IF_H!F+M 3Zx2DWHM"TIF( "QF+?yLN7h/?}/?q/ FAFO F\A0BI@)F@R F{=IOb F#D#wcw#0JwFwhc5J R$ "% 4BF#&IF8"I"BF BFQF!J9FhpD# FC"O1i)DTXcSc: ::55ن:LƆƆ:|E[Mb K`K`"K`K`TPLH-M$aH@"(!F&\Kt`\K]Hh%1`@@R! FVIOb FZO#SJDwwFhNJ R$ "% ("","0"4#;OF9F8"8IN+F*FAFpOxxFC#:y(FCCzy.OCcX*K-h*1 "8F9%Kh;G#P" C" FD#O1xKIh#H0)DLpOG"P2`|P[LMb:5XTHEKhKhB H@̼ K Ih@o(O``H@LHE' (] 8FF#h FkiG"!( 8 !F@hH( F@I'ahHioFCl hki㱀lA FIyByCyCyCzCBzC#h FkiG&ah@H3(ah@H+8^FF(F#3`3qEIF"lF(OAI"lF(G+hki+V;OjFl;H 0C yC C C C#yyO  Fp+hkh+"F(FG,$oo-A' 4$H F"HLF(7F(2$Ol[l@F8FZhl.BHB[lH4+H d%\QZz d2#` FFFF@F1F(jOFhBa}#}}C#}8A! H[IhG :::``:\KOsB @s@ B  pG pG`pKFOsBFd"(F"I@s rBӲ" +sjsp@to~)s!ds$ iss+tjt`:8F"Fr"Imb{#{C#Yj+Ӳ" #tbt8@PB  #sbs#ubu:E"Fp"[p#p0ICr Bp[#q#cq@#q#h#r0`qiFrr "'"  ! Fr r:FFB"w"JFh!4{rd+uu#",v$kuulvvv:-MFpFFF/>)2"J?FOb)F8F F*0 ZF1F8SFI"(F 4$K`K`K`K`YK`! FO6M O0o|[\$$) x"+219:*K? "+#ppG;:!H8 5(())+ #@O_ O KhcH Kh#HKh H"IH6(CF(H H H B[:[:[N::\[\HIh (H\"K @o HX" K` ~H @S[\[`[9z[("]K-M`'"ZK[Nll`Fpp th F#0NK`- .&69 HL$( )EK` "BKo`{?H";K`>"7K`&"hb,Jh/JhB"h#`G3h+3h++1+07`(F((KoL+"hbFH!hHKHh --.$ho?Bx9995Z\:b\?Ԇ 놀-AHF FF:!@F F@Fop8`*Fq F# ,D<(*FI5FCF#IҲ]Chx0; +!@@pOpFK `FK `mFhFqJhB2CC KB 3B J` mJo{O0BLBHBm FFhF<JhBCCC" K H` "% F mo{O0BBBm FFhF JhBCC K "!FH` F mo{O0BBBm F FFhF!JhB,71 CCKx"7,) "H @ oJx#p m H. H+O0 K@*(@"`o{B`\B']uXBM F FFhF%JhB>@2CCC5I x* ##3]#@$B& 0M/+(hIh(hF(h"F9F0DP+h3D" U M"F9FD+hO0o{B`4B$ↀFC#DBFF)/*0pmObFFhF.JhBPR#+L F mp+&M(h# $Kx)$BJ+hh"FDKhB`+$dBILHXOQ(hB)+ ##3]#@ $ O4o{B`` 5L] FF$JFhM0`"OpJBb`J`BJxO@p-ea a*FDK-h0*F!F8DvKB3B KKhKIh h H Mo"B`|LBHBDBPB:]lFFOrOS##F333#bbb ИBF2F"RjDr`*F9F .& 3D"F!Ha ]0]lFOSOr##333#bKx "I "F! H6 ]0 MI*h cb+h #D`\BXB-E]lFOSOr%#KUxUU%b "I uD"F!H ]8 (F Icb0#P```\BXB-M]FOSOr'#7KFxwww 'b. ".I ND оB3F+F#S3kDs`2FAF7"F!-%+DH} ]ORIbb "H6&(*F"S3 r`2FAF-%+D"F!`BK]h3KhOrOS##jF333! #H% ]]LBB0Kh;+ 7>CJS+K+Jx$#Or33OR!##H#jF]KJx#3Or33O@r3Kh]5]Kh]KhKh]]_Ih>LOb(F+`!`{;O:h:IC h#Ҳ!h5H h3N0`@F #<F,H#I&J+H*I hS*Kh:;h(hC@B'H!h&L2h&H!hII$H h!"J@!K"Hh!IO`H!"KH`K`OzrK`"A*TBPB:4:4B:P]n]8B]],:0:]5 ^^ 3^=@B:%KhB"#K`0+Ob% QFrrqqF""YFPF! Fr r%uuuu u4FFD9F2F1F(FM:B9:OKONh"2h:*\fs\\OrREI FCH&0D FAIAI@K@Jh42?I F F'0;KD:F Fh9I8KD F:F6I3hD+ 4K+ F:F2IDe$/K0J0Ihh h/H"-K`ObR+K$%ObRO@s(k%If$%ObROs(kIY$%ObROc(kIL$%$%F|xCB`Mb}5``CCC:9C%-MJFh B3џO9h)ОJhBЊ*(-&"o؁o в@.ٔN`@ pEmЏL#EJ3#DJ"o:`J L`B؀KKM۾ ~IPFFx(FzJzJBFxH)#;`wIPFFx(FsKh2pH#;`oIPFF kK`kIPFF [K5璲)2`9)!!9`PI* `O_I0 `^I `(]H1h\H\HMFIFI0B?orkNI h3 `MIAK hC `!MK`DO9h)Pи03B( F2"SCCK 9hB13h>I0=K=h=K`-Kh+ 3h!6L#h ,"" r*u&Hw.Ht",K# #K2K !hBPB)E# CxCCCbCfCdCMb`` `$ulCQCC|C@NpChCɅ``tCpC9@!F)l9H g**Bذ*F0E0B<.M;h00+,,H8h+M+J0(h (`p"H)hOzs!XC"J!H0 J#hIH"K`]# +3+L3h"BQEJ#D#HbHR!c[;+?H#L]5hC1C\B9dCfCJh3`JhBIHg@y Hg K Ih Kh+н@C`ez{^`ɅxC-EL0##0H "! H( "!|K|H|M "!(`)hzwHOzs+`uHuN "!0`1h)qH#3`@W"B9FlH#'0jKjLh"!F@F0F eICcH#Ҳ`I " FV!F^H'sF[HVKZISJZHZI hcYKhJ0C@BUH TLHISH!hIIQH h!PJ@ MLh !hh/"FKGH`FH7E'CK!h`CKCH`pBHtBK `@K2h`@K@I(h`?HE"$=K F`=K`O@a::Ka`9K"`8K!F8K8HxOr6K6K`6K7EϻB`?M`\`h`:CB:Y]TCn]],:0:]5A^ 9@pCtCPH^xCC`ɅŅCCCCfCbC:`lChC Q/b:P ?o/o C02 P@  !P@ !!P!@ #!!P@ !!P#2!///o b0/Q ; aB Q 00`BS /ooB  S0C !S0C !!S!1C "!S1C !S""!\`B/<`B/3//o b\3`B/P-PA/P-PA/-cA-X @RP6 . @P`pSS1R*2">"R$^BSS1R*0? P_@QP:P`p Pd@ 0b 0 0@P`  8`"(`"$`""`"!` pf01 0 0xGrR1=C.)D![NYd9ir;5<̬t@).'F%6L% %\ZW^YIU_ZXY[a^}Y UnW ?m9ir;nW ?m9ir;aʓ +8AtޑnW ?m9ir; >2RHUNJNy}C7/r1CM &qLFܻՇ stp9DKP/;U'&LHt7&x/iHB.׫VjbZHڣyk!A ,irﲡF'm2A`Bti#L˘wP2*˲:=Egeo@>@mJl$m0VL?ir;1?ir;~b3>O -;6P4ubwF%wt8i9ir;wt8i9ir;QǤ#>LIdcI'hUh=OtUR1h2%-'?M(-'?Mf~*@.!Ê"[NYd9ir;(s*K>;Gہ5'?Ms愣J(b3Dh&ɼg j;ʄg+rn<6_:OтRQl>+hkAكy!~["(ט/Be#D7q/;Mۉ۵8H[V9YO?m^BؾopE[N1$} Uo{t]r;ހ5%ܛ&itJi%O8GՌƝew̡ $u+Yo,-ntJAܩ\SڈvfRQ>2-m1?!'Y= % GoQcpn g))/F '&&\8!.*Zm,M߳ 8ScTs ew< jvG.;5,rdL迢0BKfpK0TQlReU$* qW5ѻ2pjҸSAQl7LwH'Hᵼ4cZų 9ˊAJNscwOʜ[o.h]t`/CocxrxȄ9dnj(c#齂lPyƲ+SrxqƜa&>'!Ǹ}xnO}orgȢ}c ?G5 q}#w($@{2 ˾L*~e)Y:o_XGJDlP]`FC=݋#1--'?M(s*K>;񍇀#*18@HPX`hpw~Ŏ͎Վ׆4􇀥􇀨􇀭􇀱􇀴􇀸s|􇀁􇀆􇀋􇀔􇀙 d$TdDz]}jWɇO{wuuiH>BEʒr""ׇׇׇׇׇׇׇׇׇׇׇׇׇׇIׇ>ׇׇׇׇׇׇ`Im򇀒򇀿 7l܇u܇~܇@ >BE`WpWWWiNN Ç23a23aMQJ|30؊@ P@$@$d23a23aMQJ|30؊@ P@$@$?``LظLlv00d2a2a@560@ P @$ @$4455441144HHJJRRUUPP `@@ 2a2a@560@ P @$ @$4455441144HHJJRRUUPP `@@ t1-Y-YX9[=XiXWxƗ Tl݅_t݅j|݅u󇀄݅ -  9 1 1 5 RV(", *$.)#-!+%/чO"+25DTdo > >>>p> >p                       $ ( , 0 4 8                       $ ( , 0 4 8 @DHLPTX\`dhlptx| TX\`dh l p   <@ H LPTX\`dhlptx|                     $ ( , 0 48@LPTX\`dhl p t x |                 $(,048<@DHL\d@DHLPTX\`dhlptx| $(,08<@LTX\`dh l p t x |                         $ ( , 0 4 8 < @ PTX\`dhlptx|                      $ ( , 0 48@D H TX\`dhl p t x |                   $(,048<@DHL\`d@DHLPTX\`dhlptx| $(,08<@LTX\`dh l p t x |                         $ ( , 0 4 8 < @ PTX\`dhlptx|                      $ ( , 0 48@D H TX\`dhl p t x |                   $(,048<@DHL\`d@DPTX\      (,48<@DPpx|         $( , 0 4 < @ H L PTX\`dhlptx|          , TX\`dhl|       (,048<@DHL\`d  $(,048<@DHLPTX\`dhlptx|      $,4@DLTX\` d h l ptx|  < @ DH L PTX\`dhlptx|                   $( , 0 48<@DHLPTX\`dhlt x|        $(,048<@DHL`d            $ ( , 0 4 8 t x |                                    $ ( , 0 4 8 D H | ]y]    oM++ +$ↀdž%TS!USSU}STiTGS旇 )ccccdfg8ijXlmxoqr(tvtxhz{}8ȃXx(Hؑ̓$8ȜXx(HتhD8ȵXx(Hh8,x(Hh8XxlHh8Xx( H <8Xx !(#$H&'h)*,./135x79:(<=H?@hBCEGH8JKXMNxPRSUWYh[\^`a8cdXfgxikl(noHqrhtuwyz|~x(H؋h8ȖXx(Hؤh\8ȯXx(Hؽh8Xx(Hh\8Xx(Hh8Xx(Hh   8XL(H !h#$&()8+,X./x134(67H9:h<=?AB8DEXGHxJLM(OPHRShUVXZ[8]^X`axcef(hiHklhnoqst8vwXyz|4(H؅h8ȐXx(H؞h8ȩXx(Hطh8Xx(Hh8Xx(HH4!J%J%J%J %Jp#J@%JD%JH%JL%JP%JT%JX%JJJ JJt#J4J-J-J-J-J-J-J-J-J-J-J.J.J.J .J.J.J.J.J .J$.J0.J4.J8.J<.J@.JD.JH.JL.JP.JT.JX.J.J\.J`.Jd.Jh.Jl.Jp.Jt.Jx.J|.J.J.JJJJDJHJXJp$Jl$JTJJJJJJJJJJJJJJDH#J4%JQJQJQJ QJ$QJ(QJ,QJ0QJ4QJ8QJL LFTisL>c   /QyQRRRRuRYRAR!Rimi)jEaa``a]bj`ggUfQhey}~}i})}| ~8(H@ @ '@B%6EUgw ,?Rɳ›س곇 ~g@x}uu@x}e w›􂀅􂀘􂀥􂀷􂀄di8A  (  ( w ( q  (   ( q ( ׇLUL)LLL  @ @    @'BZ-2]7L;"?(DrUdѼrtssssK+)sՂ-Uor-s.xss.IvrssrsttGtsst}v1stvtyst tKsts@@@@@@@@```@J !@@@@@@@@````@J @@@@@@@@@J !!BBddddl|||1cdddd||||1c! [RW] e lr"r ֏ | ʏԏݏ菇QE^9 9EQ^ kx p$ H%&& ‡8& ‡& F‡ X'q‡ $‡!]wivt0`ppp@@@@@@@@@;Zx0N wq  q:N(х@N(хHN҅NN҅VN҅^N҅:(х:(хCNe{wقi؂؂؂؂kׂ         N]l|!iGz5zy)6mTYSW,;JY7@*8 F Y4مhڅ躇纇}뺇 ܺ 㺇 Ժ  غm1'Y GQcg)) '8!.m,M 8STs e jv.,r迢KfpK£Ql$օ5pjl7LwH'4 9JNOʜ[o.htocxxȄnjlPxqu}Wɇպcmi񸄀ŸymM@`M`M`@M`@ M`@ M`@ M`@ M`@  O`@!M`* @5 @ M`@J M@`@U M`@`j t@~@ a@@!`a`a`a4*`H4*`H4*`4+`H4+`H4+`=-1Y$Iц<{lmむG悀む䂀h-₀₀ 0>7:bN]tC? 1чI&7%|򇀀%viׇ ǖ̖іؖ䖇ꖇ򖇀 W܇ ! '/2.Qp:Yxʱ -No0 P%@Fpg`ڳ=^"25BRwbVr˥nO, 4$ftGd$TDۧ_~<&6WfvvF4VLm/ș鉊DXeHx'h8(}\?؛uJTZ7jz *:.lMͪɍ&|ld\EL<, >]|ߛُn6~UNt^.>@AAŁ@ Aρ@ ʁ@  AAہ@ށ@Aԁ@AAс@01A3@26@754A<@=?>A:;A9@8(@)+*A./A-@,$%A'@&"@#! A`aAc@bf@gedAl@monAjkAi@hx@y{zA~A}@|tuAw@vr@sqpAP@QSRAVWAU@T\]A_@^Z@[YXAHIAK@JN@OMLAD@EGFABCAA@@ !1Aa  0@`@@A@!  @a`10  @BootNextBootOrderPlatformLangCodesPlatformLangOsIndicationsSupportedSecureBootSetupModeAuditModeDeployedModeVendorKeysQ ,;8YDP\hpt]4}(U4d@EbLXt (, @<L<X<dp<|xp | < <  GK 9 r 3 0440 E ,8oUDP \ yh pt Nt{`/LY(74@LX~th {9 L,@YL}XSd^p|#p | e \: d e N  ~ @ D & 20 f   \  7     , 8 D oP \ h t    A 5  m ,U[82DPe\IhonptW=dx-("42@' ILXD@t<# ,@yL<Xd#p|p | n  R !  K   +~ 0  {    8 *     , 8 <D ;P \ `h t      Qd  /Isy/m.dhL{9 L,@YL}XSd^p|#@HL3PTptx|eC L  (  0 < H x m  X ,f e T % F d( !4 @& L: X d p | j   P   B U p  xxXboi\ N,i@xL<Xxdpx|xp s| 0 l 8 :   M   u   ,K P  g  ( 4 =@0 L~ X Rd -p |`lz Fd ' 3 B! :#   A xx]|{9 L,@YL}XSd^p|#p | e \: d e N  ~ @ D & 2    W 4   $  & , 8 D 7P a\ h t 3  M Z O    #+3;CScs`Psp0  ` @ X ;x8 h( H T+t4  d$ D \ S|< l,  L R#r2  b" B Z Cz: j*  J V@3v6 f& F  ^ c~> n. N `Qq1  a! A Y ;y9 i)  I U+u5  e% E ] S}= m-  M S#s3  c# C [ C{; k+  K W@3w7 g' G  _ c? o/ O `Psp0  ` @ X ;x8 h( H T+t4  d$ D \ S|< l,  L R#r2  b" B Z Cz: j*  J V@3v6 f& F  ^ c~> n. N `Qq1  a! A Y ;y9 i)  I U+u5  e% E ] S}= m-  M S#s3  c# C [ C{; k+  K W@3w7 g' G  _ c? o/ O      PKKEKdbdbxdbtdbr<NULL>BootCurrentaU-Boot*XHCI Host Controller   *+,;=[]s愣J(b__of_translate_addressfdt_fixup_memory_banks%s:%u: %s: Assertion `%s' failed.Error: mmc %d:%s too small!Error: mmc %d:%s read failed (%d) Error: sizeof('%s') = %d >= %d = sizeof(bcb.%s) Error: Out of memory while strdup Error: mmc %d:%d write failed (%d) drivers/usb/dwc3/ep0.c%s %s: %s is of Isochronous type %s %s: failed to set STALL on %s %s %s: failed to clear STALL on %s drivers/usb/dwc3/gadget.cWARNING at %s:%d/%s()! am57x_idk_lcd_detectboard_ti_set_ethaddrdo_bootvx_fdteeprom_rw_blockdo_gptdo_avb_is_unlockedusb_setup_descriptormmc_writewrite_mbr_sectorcdce9xx_reg_writedev_get_parent_privdevice_removedfu_fill_entitydfu_read_medium_mmcdfu_fill_entity_sfwait_for_eventomap_hsmmc_init_setupphy_device_creategeneric_phy_get_bulkomap_pipe3_wait_lockpbias_of_to_platata_scsiop_inquiryfastboot_mmc_flash_writedwc3_clear_stall_all_epdwc3_ep0_end_control_datag_dnl_registerxhci_get_endpoint_intervalxhci_setup_addressable_virt_devreset_epalloc_double_indirect_blockext4fs_put_metadatafs_devreadefi_free_poolefi_runtime_relocatewrite_sparse_chunk_rawmmc_read_and_flushcdce9xx_reg_readdev_get_uclass_privdfu_readdfu_get_medium_size_mmcwait_for_bbmmc_write_dataomap_pipe3_get_dpll_paramscomposite_unbindxhci_address_devicexhci_get_input_control_ctxxhci_ctrl_txext4fs_log_journalefi_free_pageswrite_sparse_imagemmc_byte_iodev_get_privdfu_writedfu_flush_medium_mmcmmc_read_dataomap_pipe3_dpll_programahci_port_startdwc3_cleanup_done_reqsdwc3_ep0_xfernotready_xhci_alloc_devicexhci_scratchpad_allocrecord_transfer_resultread_rollback_indexdev_get_uclass_platdfu_get_bufmmc_file_opmmc_reset_controller_fsmpipe3_exitxhci_update_hub_devicexhci_alloc_container_ctxabort_tdwrite_rollback_indexdev_get_parent_platdfu_write_medium_mmcomap_hsmmc_send_cmddwc3_ep0_complete_dataxhci_configure_endpointsxhci_mallocxhci_bulk_txfdt_find_or_add_subnoderead_is_device_unlockeddev_get_platomap_hsmmc_set_clock__dwc3_gadget_kick_transferdwc3_ep0_set_sel_cmplxhci_segment_allocxhci_wait_for_eventdevice_probedwc3_ep0_out_startxhci_ring_allocxhci_queue_command__dwc3_gadget_ep_queue__dwc3_ep0_do_control_dataxhci_ring_free__dwc3_ep0_do_control_statusxhci_inval_cachedwc3_stop_active_transferxhci_flush_cache%s: Bad cell count for %s Error : I2C initializing first phase clock Error : I2C initializing clock IODELAY recalibration called from invalid context - use only from SPL in SRAM Updated phy address for CPSW#%d, old: %d, new: %d (((((AAAAAABBBBBB## Error: illegal character '='in variable name "%s" ## Can't malloc %d bytes ## Error inserting "%s" variable, errno=%d %-*s- %s Unknown command '%s' - try 'help' without arguments for list of all known commands #gpio-cellsANDROID: Boot control block not block aligned. ANDROID: boot control partition too small. Need at least %lu blocks but have %lu blocks. ANDROID: Could not read from boot ctrl partition ANDROID: Invalid CRC-32 (expected %.8x, found %.8x),re-initializing A/B metadata. ANDROID: Unknown A/B metadata: %.8x ANDROID: Unsupported A/B metadata version: %.8x ANDROID: Attempting slot %c, tries remaining %d ANDROID: Could not write back the misc partition Error: ABB txdone is not set Error: Please, call 'adtimg addr '. Aborting! Error: Invalid image header at 0x%lx ahci_scsiInvalid port number %d timeout exit! 1.564bit ncq ilck stag pm clo nz only pmp fbss pio slum part ccc ems sxs apst nvmp boh SATA link %d timeout. Target spinup took %d ms. AHCI %02x%02x.%02x%02x %u slots %u ports %s Gbps 0x%x impl %s mode flags: %s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s controller reset failed (0x%x) scsi_ahci: SCSI READ CAPACITY10 command failure. No ATA info! Please run SCSI command INQUIRY first! scsi_ahci: SCSI READ CAPACITY16 command failure. No ATA info! Please run SCSI command INQUIRY first! Unsupport SCSI command 0x%02x No Link on this port! %s: No mem for table! Can not start port %d alloc space exhausted nLCD_Detectosd101t2045osd101t2587%s: Failed to get I2C device %d/%d (ret %d) %s: Touch screen detect failed: %d! %s: Touch screen ID read %d:0x%02x[0x%02x] failed:%d %s: Unidentifed Touch screen ID 0x%02x idk_lcd%s: Invalid HW configuration: display not detected/supported but J51 is set. Remove J51 to boot without display. Error: index >= dt_entry_count (%u >= %u) dt_table_header: magic = %08x total_size = %d header_size = %d dt_entry_size = %d dt_entry_count = %d dt_entries_offset = %d page_size = %d version = %d dt_table_entry[%d]: dt_size = %d dt_offset = %d id = %08x rev = %08x custom[%d] = %08x (FDT)size = %d (FDT)compatible = %s ANDROID!Error: Invalid FDT header for index %u Error: Index is out of bounds (%u/%u) Error: Boot Image header is incorrect Error: header_version must be >= 2 to get dtb Error: dtb_size is 0 Error: header_version must be >= 1 to get dtbo Error: recovery_dtbo_size is 0 Android's image name: %s Kernel load addr 0x%08x size %u KiB Kernel command line: %s Error: malloc in android_image_get_kernel failed! RAM disk load addr 0x%08x size %u KiB second address is 0x%lx (unknown)## DTB area contents (DTBO format): ## DTB area contents (concat format): Error: Root node not found compatiblemodel - DTB #%u: (DTB)size = %d (DTB)model = %s (DTB)compatible = %s %skernel size: %x %skernel address: %x %sramdisk size: %x %sramdisk address: %x %ssecond size: %x %ssecond address: %x %stags address: %x %spage size: %x %sos_version: %x (ver: %u.%u.%u, level: %u.%u) %sname: %s %scmdline: %s %sheader_version: %d %srecovery dtbo size: %x %srecovery dtbo offset: %llx %sheader size: %x %sdtb size: %x %sdtb addr: %llx DRAM: arch_numberTLB addrirq_spsp start Early malloc usage: %lx / %x bad length %d < %d ## Warning: gatewayip needed but not set ARP Retry count exceeded; starting again %s: No memory for ataid[port] ATA scsi_ahci: Error: buffer too small. Hit any key to stop autoboot: %2d  0%2d _ROOT_DIGEST)$(AVB_restart_on_corruptionenforcingignore_corruptionloggingignore_zero_blockseioandroidboot.vbmeta.avb_versionPARTUUID=$(ANDROID_VBMETA_PARTUUID)androidboot.vbmeta.device257Error getting device state. androidboot.vbmeta.device_stateandroidboot.vbmeta.hash_algandroidboot.vbmeta.sizeandroidboot.vbmeta.digestsha512androidboot.vbmeta.invalidate_on_error$(ANDROID_VERITY_MODE)androidboot.veritymodeandroidboot.veritymode.managed0123456789abcdeflib/libavb/avb_chain_partition_descriptor.c: ERROR: 20Invalid tag for chain partition descriptor. Invalid rollback index location value. Overflow while adding up sizes. Descriptor payload size overflow. 36image_data is NULL .foreach_func is NULL .46Length is smaller than header. AVB0Magic is incorrect. Descriptors not inside passed-in data. 79Invalid descriptor length. 89Invalid data in descriptors array. lib/libavb/avb_descriptor.c18Descriptor size is not divisible by 8. AVBflib/libavb/avb_footer.cFooter magic is incorrect. No support for footer version. lib/libavb/avb_hash_descriptor.cInvalid tag for hash descriptor. 35lib/libavb/avb_hashtree_descriptor.cInvalid tag for hashtree descriptor. 47lib/libavb/avb_kernel_cmdline_descriptor.cInvalid tag for kernel cmdline descriptor. 182Failed to allocate memory. Uӄl~ =ŒUb^rD|,eJ+SLd(zg#KJ:T5;'/74Q+lZ'זk0M4 wD # Gqm{`GV*L 0ؓn0[݀|E^^Dyʿ1sbXļJ'}5^W/>]jf͸_ N;\y̦Jj1c*-fAMJ'I_X'-fR88S?^%YyEL&ZQ{\G5-5t'|] :IE/G A?M?p_7H"E.$Ήpplb-VE2^Sf^9 kl-Zf lIĒ1 3ک7I`E3 Wx-&a/0RZ]|.ŕ;C.^ 7͜C5D!‚qANj k5^]\̌9J[_cd Z| }4ftlv|g/?,`ڍ P\d_2eɜ <*EG Be牴#Y7y= le\Jc_n::*j/Kb%fi`I >vSzubNq*Դ!eVW}ךX* jua =w0 !Ag.8#1qIvJv6Jz79m\fy!10!4[+>]I.H(toc +F$&,1mZ)A ' GexhQئ-t~ pC={c MgPh[%_<3|I?qUQa&͖_S Q[gBep p_pKlt.wt~lib/libavb/avb_rsa.c221Invalid input. Invalid key. 40Unexpected key length. Key does not match expected length. 227Error parsing key. 232Signature length does not match key length. 237Padding length does not match hash and signature lengths. 243Error allocating memory. Padding check failed. 262Hash check failed. lib/libavb/avb_util.cOverflow when adding values. 1387Persistent values required for AVB_HASHTREE_ERROR_MODE_MANAGED_RESTART_AND_EIO but are not implemented in given AvbOps. 1401AVB_SLOT_VERIFY_FLAGS_NO_VBMETA_PARTITION was passed but the validate_public_key_for_partition() operation isn't implemented. 1437Requested partitions cannot be empty when using AVB_SLOT_VERIFY_FLAGS_NO_VBMETA_PARTITION1328System partition name and suffix does not fit. 1338Error getting unique GUID for system partition. root=PARTUUID=$(ANDROID_SYSTEM_PARTUUID)avb.managed_verity_mode1249Error writing to avb.managed_verity_mode. 1271Error reading from avb.managed_verity_mode. 1275Unexpected number of bytes read from avb.managed_verity_mode. 1304Error clearing avb.managed_verity_mode. : FATAL: 1724Unknown digest type163Overflow when adding string sizes. 168Insufficient buffer space. 344Overflow while determining total length. 349Too many strings passed. vbmetalib/libavb/avb_cmdline.cPartition name and suffix does not fit. 67Error getting unique GUID for partition. lib/libavb/avb_vbmeta_image.cMismatch between image version and libavb version. 65Release string does not end with a NUL byte. 72Block size is not a multiple of 64. 80Overflow while computing size of boot image. Block sizes add up to more than given length. 91Boot image location and length mismatch. 99Hash is not entirely in its block. 105Signature is not entirely in its block. 113Public key is not entirely in its block. 125Public key metadata is not entirely in its block. Invalid or unknown algorithm. 145Embedded hash has wrong size. 181Unknown algorithm. 188Hash does not match! 285Unknown AvbVBMetaVerifyResult value. 1.1.0*?[\Resetting CPU ... stagereservedError: Unknown bcb field '%s' %-12s= 0x%0*lx %-12s= 0x%.*llx ERRORinf no %s devices available no %s partition table available ... is now current device %s device %d not available %s read: device %d block # %lu, count %lu ... %ld blocks read: %s %s write: device %d block # %lu, count %lu ... %ld blocks written: %s ** Bad device specification %s %s ** ** Bad HW partition specification %s %s ** bootdevice** No device specified ** auto** Bad partition specification %s %s ** ** Bad device size - %s %s ** ** No partition table - %s %s ** ** Invalid partition %d ** ** No valid partitions found ** ** Invalid partition type "%.32s" (expect "U-Boot") (none) IDE device %d: Device %d: unknown device changed to max of %u entries of %u blocks each hits: %u misses: %u entries: %u max blocks/entry: %u max cache entries: %u ddr_vtt_eninitcall sequence %p failed at call %p (err=%d) beagle_x15beagle_x15_revb1beagle_x15_revcam57xx_evm_reva3am574x_idkam572x_idkam571x_idkam5729_beagleboneaiam57xx_evmB.10C.00A.30Unidentified board claims %s in eeprom header boot_fitttyS0,115200n8/ocp/omap_dwc3_1@48880000/ocp/omap_dwc3_2@488c0000%s: Too many MAC addresses: %d. Limiting to 50 ERROR: reserving fdt memory region failed (addr=%llx size=%llx flags=%x) reserved-memoryregno-map## Flattened Device Tree from Legacy Image at %08lx fdt header checksum invalidfdt checksum invaliduImage is not a fdtuImage is compresseduImage data is not a fdtfdt overwritten## Flattened Device Tree blob at %08lx ERROR: Did not find a cmdline Flattened Device Tree Booting using the fdt blob at %#08lx ## Flattened Device Tree from multi component Image at %08lX Booting using the fdt at 0x%p fdt size != image sizeadtb_idxfdtaddrOverlayed FDT requires relocation load of %s failed failed to duplicate DTO before application failed on fdt_open_into for DTO failed on fdt_open_into loadablesThe given image format is not supported (corrupt?) loadaddr## Loading init Ramdisk from Legacy Image at %08lx ... No Linux %s Ramdisk Image Wrong Ramdisk Image Format ## Loading init Ramdisk from multi component Legacy Image at %08lx ... (fake run for tracing)machidUsing machid 0x%lx from environment Starting kernel ...%s FDT creation failed!FDT and ATAGS support not compiled in /memory## WARNING: fixup memory failed! initrd_highramdisk - allocation error Loading Ramdisk to %08lx, end %08lx ... image is not a fdtfdt_highdevice tree - allocation error Failed using fdt_high value for Device Tree Using Device Tree in place at %p, end %p Loading Device Tree to %p, end %p ... fdt move failedbootdelaykernel-offsetkernaddrrootdisk-offsetrootaddr%s.%sUnknown uclass '%s' in label Unknown seq %d for label '%s' part_%xwhole.bootdevMissing bootstd device boot_targetsExpected at most %d bootdevs, but overflowed with boot_target '%s' Scanning bootdev '%s': Scanning global bootmeth '%s': No more bootdevs ** Booting bootflow '%s' with %s Boot failed (err=%d) Ramdisk image is corrupt or invalid ERROR: RD image overlaps OS image (OS=0x%lx..0x%lx) Could not find a valid device tree ERROR: FDT image overlaps OS image (OS=0x%lx..0x%lx) Loadable(s) is corrupt or invalid Automatic boot of image at addr 0x%08lX ... vbe,Unknown request: %sFailed to process VBE request %s (err=%d) vbe,errorvbe,errnumvbe,requiredCannot handle required request: %s fwupdarea-startarea-sizeversion-offsetversion-sizestate-offsetstate-sizeskip-offsetbootpretryperiodBOOTP broadcast %d Retry time exceeded; starting again zimage: Bad magic! Kernel image @ %#08lx [ %#08lx - %#08lx ] %s %s: I2C probe failed. xtal-load-pf%s %s: %s: failed for addr:%x, ret:%d udevice *)(NULLCACHE: Misaligned operation at range [%08lx, %08lx] %s: %s: error: gpio %s%d not reserved bootsecure%*s ## Error: Secure boot command not specified ## Error: "%s" returned (code %d) clock-divclock-multclock-frequency#clock-cellsclock-namesassigned-clock-parentsxtrace+Unknown command '%s' - try 'help' 'bootd' recursion detected Command '%s' failed: Error %d %s - %s Usage: %s - No additional help available. Loading from %s device %d, partition %d: Name: %.32s Type: %.32s ** Read error on %d:%d ** Bad Header Checksum ** Fit image detected... ** Unknown image type ** Bad FIT image format No closing ']' bracketNo closing bracketUnbalanced brackets|.^$*+?()[\...!cdev->config%-*s %s (err: %d) cpdma_channelserror: cpdma_channels not found in dt slaveserror: slaves not found in dt ale_entrieserror: ale_entries not found in dt bd_ram_sizeerror: bd_ram_size not found in dt mac_controlmode-gpiosactive_slaveNot able to get MDIO address space error: phy addr not found in dt phy_iderror: phy_id read failed max-speedNot able to get gmii_sel reg address rmii-clock-extNot able to get gmii_sel compatible cpsw read efuse mac failed ti,am3352-cpsw-phy-selti,am43xx-cpsw-phy-selti,dra7xx-cpsw-phy-sel%s %s: invalid slave number... %s %s: RMII External clock is not supported cpdma_process timeout link up on port %d, speed %d, %s duplex link down on port %d error %d submitting rx desc %.*sFirst, set the regulator device! Regulator: %s - missing platform data! Operation not allowed for fixed regulator! bootargs=androidboot.serialno=${serial#} console=ttyS2,115200 androidboot.console=ttyS2 androidboot.hardware=beagle_x15boardbootcmd=if test ${dofastboot} -eq 1; then echo Boot fastboot requested, resetting dofastboot ...;setenv dofastboot 0; saveenv;echo Booting into fastboot ...; fastboot 1;fi;if test ${boot_fit} -eq 1; then run update_to_fit;fi;run findfdt; run finduuid; run distro_bootcmd;run emmc_android_boot; bootdelay=2baudrate=115200loadaddr=0x82000000arch=armcpu=armv7board=am57xxboard_name=am57xxvendor=tisoc=omap5mtdids=mtdparts=loadaddr=0x82000000kernel_addr_r=0x82000000fdtaddr=0x88000000dtboaddr=0x89000000fdt_addr_r=0x88000000fdtoverlay_addr_r=0x89000000rdaddr=0x88080000ramdisk_addr_r=0x88080000scriptaddr=0x80000000pxefile_addr_r=0x80100000bootm_size=0x10000000boot_fdt=trymmcdev=0mmcrootfstype=ext4 rootwaitfinduuid=part uuid ${boot} ${bootpart} uuidargs_mmc=run finduuid;setenv bootargs console=${console} ${optargs} root=PARTUUID=${uuid} rw rootfstype=${mmcrootfstype}loadbootscript=load mmc ${mmcdev} ${loadaddr} boot.scrbootscript=echo Running bootscript from mmc${mmcdev} ...; source ${loadaddr}bootenvfile=uEnv.txtimportbootenv=echo Importing environment from mmc${mmcdev} ...; env import -t ${loadaddr} ${filesize}loadbootenv=fatload mmc ${mmcdev} ${loadaddr} ${bootenvfile}loadimage=load ${devtype} ${bootpart} ${loadaddr} ${bootdir}/${bootfile}loadfdt=load ${devtype} ${bootpart} ${fdtaddr} ${bootdir}/${fdtfile}envboot=mmc dev ${mmcdev}; if mmc rescan; then echo SD/MMC found on device ${mmcdev};if run loadbootscript; then run bootscript;else if run loadbootenv; then echo Loaded env from ${bootenvfile};run importbootenv;fi;if test -n $uenvcmd; then echo Running uenvcmd ...;run uenvcmd;fi;fi;fi;mmcloados=if test ${boot_fdt} = yes || test ${boot_fdt} = try; then if run loadfdt; then bootz ${loadaddr} - ${fdtaddr}; else if test ${boot_fdt} = try; then bootz; else echo WARN: Cannot load the DT; fi; fi; else bootz; fi;mmcboot=mmc dev ${mmcdev}; devnum=${mmcdev}; devtype=mmc; if mmc rescan; then echo SD/MMC found on device ${mmcdev};if run loadimage; then run args_mmc; if test ${boot_fit} -eq 1; then run run_fit; else run mmcloados;fi;fi;fi;boot_fit=0addr_fit=0x90000000name_fit=fitImageupdate_to_fit=setenv loadaddr ${addr_fit}; setenv bootfile ${name_fit}get_overlaystring=for overlay in $name_overlays;do;setenv overlaystring ${overlaystring}'#'${overlay};done;run_fit=bootm ${addr_fit}#conf-${fdtfile}${overlaystring}console=ttyS2,115200n8fdtfile=undefinedfinduuid=part uuid mmc 0:2 uuidusbtty=cdc_acmvram=16Mavb_verify=avb init 1; avb verify $slot_suffix;partitions=uuid_disk=${uuid_gpt_disk};name=bootloader,start=384K,size=1792K,uuid=${uuid_gpt_bootloader};name=rootfs,start=2688K,size=-,uuid=${uuid_gpt_rootfs}partitions_android=uuid_disk=${uuid_gpt_disk};name=xloader,start=128K,size=256K,uuid=${uuid_gpt_xloader};name=bootloader,size=2048K,uuid=${uuid_gpt_bootloader};name=uboot-env,start=2432K,size=256K,uuid=${uuid_gpt_reserved};name=misc,size=128K,uuid=${uuid_gpt_misc};name=boot_a,size=20M,uuid=${uuid_gpt_boot_a};name=boot_b,size=20M,uuid=${uuid_gpt_boot_b};name=dtbo_a,size=8M,uuid=${uuid_gpt_dtbo_a};name=dtbo_b,size=8M,uuid=${uuid_gpt_dtbo_b};name=vbmeta_a,size=64K,uuid=${uuid_gpt_vbmeta_a};name=vbmeta_b,size=64K,uuid=${uuid_gpt_vbmeta_b};name=recovery,size=64M,uuid=${uuid_gpt_recovery};name=super,size=2560M,uuid=${uuid_gpt_super};name=metadata,size=16M,uuid=${uuid_gpt_metadata};name=userdata,size=-,uuid=${uuid_gpt_userdata}optargs=dofastboot=0emmc_android_boot=setenv mmcdev 1; mmc dev $mmcdev; mmc rescan; if part number mmc 1 misc control_part_number; then echo misc partition number:${control_part_number};ab_select slot_name mmc ${mmcdev}:${control_part_number};else echo misc partition not found;exit;fi;setenv slot_suffix _${slot_name};if bcb load 1 misc; then setenv ardaddr -; if bcb test command = bootonce-bootloader; then echo Android: Bootloader boot...; bcb clear command; bcb store; fastboot 1; exit; elif bcb test command = boot-recovery; then echo Android: Recovery boot...; setenv ardaddr $loadaddr;setenv apart recovery; else echo Android: Normal boot...; setenv ardaddr $loadaddr; setenv apart boot${slot_suffix}; fi; else echo Warning: BCB is corrupted or does not exist; echo Android: Normal boot...; fi; setenv eval_bootargs setenv bootargs $bootargs; run eval_bootargs; setenv machid fe6; if run avb_verify; then echo AVB verification OK.;set bootargs $bootargs $avb_bootargs;else echo AVB verification failed.;exit; fi;setenv bootargs_ab androidboot.slot_suffix=${slot_suffix}; echo A/B cmdline addition: ${bootargs_ab};setenv bootargs ${bootargs} ${bootargs_ab};if part start mmc $mmcdev $apart boot_start; then part size mmc $mmcdev $apart boot_size; mmc read $loadaddr $boot_start $boot_size; echo Preparing FDT...; if test $board_name = am57xx_evm_reva3; then echo " Reading DTBO partition..."; part start mmc ${mmcdev} dtbo${slot_suffix} p_dtbo_start; part size mmc ${mmcdev} dtbo${slot_suffix} p_dtbo_size; mmc read ${dtboaddr} ${p_dtbo_start} ${p_dtbo_size}; echo " Reading DTB for AM57x EVM RevA3..."; abootimg get dtb --index=0 dtb_start dtb_size; cp.b $dtb_start $fdtaddr $dtb_size; fdt addr $fdtaddr 0x80000; echo " Applying DTBOs for AM57x EVM RevA3..."; adtimg addr $dtboaddr; adtimg get dt --index=0 dtbo0_addr dtbo0_size; fdt apply $dtbo0_addr; adtimg get dt --index=1 dtbo1_addr dtbo1_size; fdt apply $dtbo1_addr; elif test $board_name = beagle_x15_revc; then echo " Reading DTB for Beagle X15 RevC..."; abootimg get dtb --index=0 dtb_start dtb_size; cp.b $dtb_start $fdtaddr $dtb_size; fdt addr $fdtaddr 0x80000; else echo Error: Android boot is not supported for $board_name; exit; fi; bootm $loadaddr $ardaddr $fdtaddr; else echo $apart partition not found; exit; fi;findfdt=if test $board_name = omap5_uevm; then setenv fdtfile omap5-uevm.dtb; fi; if test $board_name = dra7xx; then setenv fdtfile dra7-evm.dtb; fi;if test $board_name = dra72x-revc; then setenv fdtfile dra72-evm-revc.dtb; fi;if test $board_name = dra72x; then setenv fdtfile dra72-evm.dtb; fi;if test $board_name = dra71x; then setenv fdtfile dra71-evm.dtb; fi;if test $board_name = dra76x_acd; then setenv fdtfile dra76-evm.dtb; fi;if test $board_name = beagle_x15; then setenv fdtfile am57xx-beagle-x15.dtb; fi;if test $board_name = beagle_x15_revb1; then setenv fdtfile am57xx-beagle-x15-revb1.dtb; fi;if test $board_name = beagle_x15_revc; then setenv fdtfile am57xx-beagle-x15-revc.dtb; fi;if test $board_name = am5729_beagleboneai; then setenv fdtfile am5729-beagleboneai.dtb; fi;if test $board_name = am572x_idk; then setenv fdtfile am572x-idk.dtb; fi;if test $board_name = am574x_idk; then setenv fdtfile am574x-idk.dtb; fi;if test $board_name = am57xx_evm; then setenv fdtfile am57xx-beagle-x15.dtb; fi;if test $board_name = am57xx_evm_reva3; then setenv fdtfile am57xx-beagle-x15.dtb; fi;if test $board_name = am571x_idk; then setenv fdtfile am571x-idk.dtb; fi;if test $fdtfile = undefined; then echo WARNING: Could not determine device tree to use; fi; dfu_bufsiz=0x10000dfu_alt_info_mmc=boot part 0 1;rootfs part 0 2;MLO fat 0 1;MLO.raw raw 0x100 0x200;u-boot.img.raw raw 0x300 0x1000;u-env.raw raw 0x1300 0x200;spl-os-args.raw raw 0x1500 0x200;spl-os-image.raw raw 0x1700 0x6900;spl-os-args fat 0 1;spl-os-image fat 0 1;u-boot.img fat 0 1;uEnv.txt fat 0 1dfu_alt_info_emmc=rawemmc raw 0 3751936;boot part 1 1;rootfs part 1 2;MLO fat 1 1;MLO.raw raw 0x100 0x200;u-boot.img.raw raw 0x300 0x1000;u-env.raw raw 0x1300 0x200;spl-os-args.raw raw 0x1500 0x200;spl-os-image.raw raw 0x1700 0x6900;spl-os-args fat 1 1;spl-os-image fat 1 1;u-boot.img fat 1 1;uEnv.txt fat 1 1dfu_alt_info_ram=kernel ram 0x80200000 0x4000000;fdt ram 0x80f80000 0x80000;ramdisk ram 0x81000000 0x4000000dfu_alt_info_qspi=MLO raw 0x0 0x040000;u-boot.img raw 0x040000 0x0100000;u-boot-spl-os raw 0x140000 0x080000;u-boot-env raw 0x1C0000 0x010000;u-boot-env.backup raw 0x1D0000 0x010000;kernel raw 0x1E0000 0x800000static_ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::offnfsopts=nolockrootpath=/export/rootfsnetloadimage=tftp ${loadaddr} ${bootfile}netloadfdt=tftp ${fdtaddr} ${fdtfile}netargs=setenv bootargs console=${console} ${optargs} root=/dev/nfs nfsroot=${serverip}:${rootpath},${nfsopts} rw ip=dhcpnetboot=echo Booting from network ...; setenv autoload no; dhcp; run netloadimage; run netloadfdt; run netargs; bootz ${loadaddr} - ${fdtaddr}mmc_boot=if mmc dev ${devnum}; then devtype=mmc; run scan_dev_for_boot_part; fiboot_net_usb_start=usb startusb_boot=usb start; if usb dev ${devnum}; then devtype=usb; run scan_dev_for_boot_part; fiscsi_init=if ${scsi_need_init}; then scsi_need_init=false; scsi scan; fiscsi_boot=run scsi_init; if scsi dev ${devnum}; then devtype=scsi; run scan_dev_for_boot_part; fiboot_efi_bootmgr=if fdt addr -q ${fdt_addr_r}; then bootefi bootmgr ${fdt_addr_r};else bootefi bootmgr;fiboot_efi_binary=load ${devtype} ${devnum}:${distro_bootpart} ${kernel_addr_r} efi/boot/bootarm.efi; if fdt addr -q ${fdt_addr_r}; then bootefi ${kernel_addr_r} ${fdt_addr_r};else bootefi ${kernel_addr_r} ${fdtcontroladdr};fiload_efi_dtb=load ${devtype} ${devnum}:${distro_bootpart} ${fdt_addr_r} ${prefix}${efi_fdtfile}efi_dtb_prefixes=/ /dtb/ /dtb/current/scan_dev_for_efi=setenv efi_fdtfile ${fdtfile}; if test -z "${fdtfile}" -a -n "${soc}"; then setenv efi_fdtfile ${soc}-${board}${boardver}.dtb; fi; for prefix in ${efi_dtb_prefixes}; do if test -e ${devtype} ${devnum}:${distro_bootpart} ${prefix}${efi_fdtfile}; then run load_efi_dtb; fi;done;run boot_efi_bootmgr;if test -e ${devtype} ${devnum}:${distro_bootpart} efi/boot/bootarm.efi; then echo Found EFI removable media binary efi/boot/bootarm.efi; run boot_efi_binary; echo EFI LOAD FAILED: continuing...; fi; setenv efi_fdtfileboot_prefixes=/ /boot/boot_scripts=boot.scr.uimg boot.scrboot_script_dhcp=boot.scr.uimgboot_targets=mmc0 mmc1 pxe dhcp boot_syslinux_conf=extlinux/extlinux.confboot_extlinux=sysboot ${devtype} ${devnum}:${distro_bootpart} any ${scriptaddr} ${prefix}${boot_syslinux_conf}scan_dev_for_extlinux=if test -e ${devtype} ${devnum}:${distro_bootpart} ${prefix}${boot_syslinux_conf}; then echo Found ${prefix}${boot_syslinux_conf}; run boot_extlinux; echo EXTLINUX FAILED: continuing...; fiboot_a_script=load ${devtype} ${devnum}:${distro_bootpart} ${scriptaddr} ${prefix}${script}; source ${scriptaddr}scan_dev_for_scripts=for script in ${boot_scripts}; do if test -e ${devtype} ${devnum}:${distro_bootpart} ${prefix}${script}; then echo Found U-Boot script ${prefix}${script}; run boot_a_script; echo SCRIPT FAILED: continuing...; fi; donescan_dev_for_boot=echo Scanning ${devtype} ${devnum}:${distro_bootpart}...; for prefix in ${boot_prefixes}; do run scan_dev_for_extlinux; run scan_dev_for_scripts; done;run scan_dev_for_efi;scan_dev_for_boot_part=part list ${devtype} ${devnum} -bootable devplist; env exists devplist || setenv devplist 1; for distro_bootpart in ${devplist}; do if fstype ${devtype} ${devnum}:${distro_bootpart} bootfstype; then run scan_dev_for_boot; fi; done; setenv devplistbootcmd_mmc0=devnum=0; run mmc_bootbootcmd_mmc1=devnum=1; run mmc_bootbootcmd_pxe=run boot_net_usb_start; dhcp; if pxe get; then pxe boot; fibootcmd_dhcp=devtype=dhcp; run boot_net_usb_start; if dhcp ${scriptaddr} ${boot_script_dhcp}; then source ${scriptaddr}; fi;setenv efi_fdtfile ${fdtfile}; if test -z "${fdtfile}" -a -n "${soc}"; then setenv efi_fdtfile ${soc}-${board}${boardver}.dtb; fi; setenv efi_old_vci ${bootp_vci};setenv efi_old_arch ${bootp_arch};setenv bootp_vci PXEClient:Arch:00010:UNDI:003000;setenv bootp_arch 0xa;if dhcp ${kernel_addr_r}; then tftpboot ${fdt_addr_r} dtb/${efi_fdtfile};if fdt addr -q ${fdt_addr_r}; then bootefi ${kernel_addr_r} ${fdt_addr_r}; else bootefi ${kernel_addr_r} ${fdtcontroladdr};fi;fi;setenv bootp_vci ${efi_old_vci};setenv bootp_arch ${efi_old_arch};setenv efi_fdtfile;setenv efi_old_arch;setenv efi_old_vci;distro_bootcmd=scsi_need_init=; for target in ${boot_targets}; do run bootcmd_${target}; done%s: null device (%d:%d) Vendor: %s Prod.: %s Rev: %s Model: %s Firm: %s Ser#: %s Vendor: %s Rev: %s Prod: %s %s VirtIO Block Device EFI media Block Device %d device type unknown Unhandled device type: %i Type: Removable Hard DiskCD ROMOptical DeviceTape# %02X # Capacity: %lu.%lu MB = %lu.%lu GB (%lu x %lu) Capacity: not available unbind() method failed on dev '%s' on error path Failed to unbind dev '%s' on error path device '%s' failed to unbind %s: Device '%s' failed to remove on error path %s: Device '%s' failed child_post_remove()%s: Device '%s' failed to remove, but children are gone Too many arguments for %s mtdMTD support not available! NAND support not available! virtVIRT support not available! %s: Device %s not (yet) supported! dfu_hash_algoDFU hash method: %s not supported! Hash algorithm %s not supported &The number of parameters are not enough. Couldn't find MMC device no. %d. Couldn't init MMC device. rawDFU mmc raw accept 'mmcpart ' option. mmcpartCouldn't find part #%d on mmc device #%d ext4Could not memalign 0x%x bytesInvalid number of arguments. unsupported device: %s Invalid SPI bus %s Invalid SPI chip-select %s Invalid SPI speed %s Invalid SPI mode %s Failed to create SPI flash at %u:%u:%u:%u %s: Memory layout (%s) not supported! DFU complete %s: 0x%08x !dfu_bufsiz%s: Could not memalign 0x%lx bytes dfu_alt_info"dfu_alt_info" env variable not defined! DFU entities configuration failed! (partition table does not match dfu_alt_info?) Device Firmware Upgrade%s: Failed to fill buffer UPLOAD ... done Ctrl+C to exit ... unsupported layout: %s request exceeds allowed area DFU alt settings list: dev: %s alt: %d name: %s layout: %s %s: Wrong sequence number! [%d] [%d] Wrong sequence numberDFU write errorBuffer overflow! (0x%p + 0x%x > 0x%p) Buffer overflowU-Boot.armv7bootp_archInvalid pxeuuid: %s bootp_vciDHCP client bound to address %pI4 (%lu ms) DHCP: INVALID STATE Host Name*** WARNING: %s is too long (%d - max: %d) - truncated Root Path*** Unhandled DHCP Option in OFFER/ACK: %d 0123456789ABCDEF, Build: %sPXEbootefi %lx %lxefi/boot/bootarm.efipxefile_addr_rtftpextlinux/extlinux.confCore: %d devices, %d uclasses, devicetree: %sset_dir_flagsget_valueset_valueVirtual root driver already exists! Virtual root driver does not exist! Some drivers failed to bind bootstdbootstd_drvbootmeth_Some drivers were not found Android boot failed, error %d. ANDROID: Booting slot: %s Error: Wrong image address recovery_dtbodtb_load_addrError: header_version must be >= 2 for this --index=Error: Wrong index num Error: Can't set [addr_var] Error: Can't set [size_var] Error: Wrong image address '%s' Error: No arguments passed to '%s' Error: No options passed to '%s' --indexError: Unexpected argument '%s' Error: Option '%s' not followed by '=' Error: Option '%s=' not followed by value Error: Wrong integer value '%s=%s' Error: Can't set '%s' to 0x%lx Error: Can't set '%s' to 0x%x 0x%lx, 0x%x (%d) Error: Option '%s' not supported Error: Wrong argument '%s' '%s' UUID: %s Failed to read UUID Failed to initialize avb2 AVB not initialized, run 'avb init' first --%s(-1) Unlocked = %d Can't determine device lock state. AVB 2.0 is not initialized, please run 'avb init' Read %zu bytes Failed to read from partition Failed to tlb_allocate buffer for data Requested %zu, read %zu bytes Data: Rollback index: %llx Failed to read rollback index ## Android Verified Boot 2.0 version %s Verification passed successfully avb_bootargsVerification failed I/O error occurred during verification OOM error occurred during verification Corrupted dm-verity metadata detected Unsupported version avbtool was used Checking rollback index failed Public key was rejected Unknown error occurred AVB 2.0 is not initialized, run 'avb init' first Wrote %zu bytes Failed to write in partition Failed to write rollback index clearstoreError: 'bcb %s' not supported Error: Please, load BCB first! Error: Bad usage of 'bcb %s' Error: Device id '%s' not a number Error: Unknown operator '%s' (not set)boot_paramsDRAM bank-> start-> sizeflashstartflashsizeflashoffsetbaudrate = %u bps relocaddrreloc offBuild%-12s= %u-bit current eth = %s ethaddr%-12s= %s IP addr = %s fdt_blobnew_fdtfdt_sizedevicetree = %s BeagleBoard X15BeagleBone AIAM571x IDKAM572x IDKAM574x IDKAM572x EVMti_i2c_eeprom_init failed %d ti_emmc_boardid_get failed %d BBRDX15_AM572PM_AM572IDKBoard: %s REV %s Board: UNKNOWN(BeagleBoard X15?) REV UNKNOWN Error: Cannot initialize UEFI sub-system, r = %lu bootmgrEFI boot manager: Cannot load any image No UEFI binary known at %s ERROR: Failed to set watchdog timer ## Application failed, r = %lu ## %ls Failed to remove loadfile2 for initrd ## Starting application at 0x%08lx ... ## Application terminated, rc = 0x%lx Flags not supported: enable CONFIG_BOOTFLOW_FULL Trying to execute a command out of order ## Failed to initialize UEFI sub-system: r = %lu ## Failed to install device tree: r = %lu ## Transferring control to EFI (at address %08lx) ... ## Transferring control to NetBSD stage-2 loader (at address %08lx) ... confaddr## Transferring control to Plan 9 (at address %08lx) ... ## Transferring control to RTEMS (at address %08lx) ... filesizeverify## Booting kernel from Legacy Image at %08lx ... Verifying Checksum ... OK Unsupported Architecture 0x%x Wrong Image Type for %s command ## Booting Android Image at 0x%08lx ... Wrong Image Format for %s command ERROR: can't get kernel image! Can't get image type! Can't get image compression! Can't get image OS! Can't get image ARCH! Can't get image load address! ERROR: unknown image format type! Could not find a valid setup.bin for x86 Can't get entry point property! Could not find kernel entry point! Image too large: increase CONFIG_SYS_BOOTM_LEN %s: uncompress error %d Must RESET board to recover WARNING: legacy format multi component image overwritten ERROR: new format image overwritten - must RESET the board to recover initrd_startinitrd_endERROR: booting os '%s' (%d) is not supported subcommand failed (err=%d) Using standard DTB !!! WARNING !!! Using legacy DTB /chosen## ERROR: %s : %s ## Starting vxWorks at 0x%08lx, device tree at 0x%08lx ... ## vxWorks terminated Automatic boot of VxWorks image at address 0x%08lx ... ## Ethernet MAC address not copied to NV RAM bootaddr## VxWorks bootline address not specified ## VxWorks boot device not specified bootfilehost:%s host:vxWorks e=%s:%08x h=%s g=%s hostnametn=%s othbootargs## Using bootline (@ 0x%lx): %s ## Not an ELF image, assuming binary ## Starting vxWorks at 0x%08lx ... List of available devices: %-8s %08x %c%c Regulator: %s - can't get the Current! %d uA Current exceeds regulator constraint limits Regulator: %s - can't set the Current! data abort ecc_errECC not enabled. Please Enable ECC and try again Invalid address. Please enter ECC supported address! Testing DDR ECC: ECC test: Disabling DDR ECC ... ECC test: addr 0x%x, read data 0x%x, written data 0x%x, err pattern: 0x%x, read after write data 0x%x ECC test: Enabled DDR ECC ... ECC test: addr 0x%x, read data 0x%x ecc_testECC test Status: ECC test: DDR ECC write error interrupted ECC test: DDR ECC 2-bit error interrupted ECC test: DDR ECC 1-bit error interrupted ECC test: 1-bit ECC err count: 0x%x Invalid start or end address! Please wait ... ddr_memory_test: Compare failed at address = 0x%x value = 0x%x, address2 = 0x%x value2 = 0x%x ddr memory compare PASSED! ddr_memory_test: Failed at address index = 0x%x value = 0x%x *(index) = 0x%x ddr memory test PASSED! Can't get the regulator: %s! Regulator device is not set! %s: no regulator platform data! dev: %s @ %s usb_dnl_dfuRegulator: %s - can't disable! -n EEPROM @0x%lX %s: addr 0x%08lx off 0x%04lx count %ld ... Regulator: %s - can't enable! Please enter '%s': ## Resetting to default environment edit: ## Error: Cannot export environment: errno = %d %zX## Error: %s: only one of "-b", "-c" or "-t" allowed ## Warning: defaulting to text format ## Error: external checksum format must pass size ## Warning: Input data exceeds %d bytes - truncated ## Info: input data size = %zu = 0x%zX ## Error: Invalid size 0x%zX ## Error: bad CRC, import failed ## Error: Environment import failed: errno = %d ## %s: only one of "-b", "-c" or "-t" allowed Environment size: %d/%ld bytes ## Error: "%s" not defined Fastboot UDP not enabled Error: Wrong USB controller index format USB init failed: %d usb_dnl_fastboot USB cable not detected. Command exit. Error: Incorrect USB controller index udpusage: fatinfo [] ** Unable to use %s %d:%d for fatinfo ** ControlWorking/* NULL pointer error */%s fdt: %08lx New length %d < existing length %d, ignoring libfdt fdt_open_into(): %s No FDT memory address configured. Please configure the FDT address via "fdt addr
" command. Aborting! moNew length 0x%X < existing length 0x%X, aborting. mklibfdt fdt_path_offset() returned %s libfdt fdt_add_subnode(): %s prop (%d) doesn't fit in scratchpad! Sorry, I could not convert "%s" Unexpected character '%c' libfdt fdt_setprop(): %s libfdt node not found 0x%08Xerror: unprintable value 0x%plibfdt fdt_getprop(): %s %s%s { Nested too deep, aborting. %s}; %s%s; %s%s = %s/* NOP */ Unknown tag 0x%08X libfdt fdt_delprop(): %s libfdt fdt_del_node(): %s magic: 0x%x totalsize: 0x%x (%d) off_dt_struct: 0x%x off_dt_strings: 0x%x off_mem_rsvmap: 0x%x version: %d last_comp_version: %d boot_cpuid_phys: 0x%x size_dt_strings: 0x%x size_dt_struct: 0x%x number mem_rsv: 0x%x booindex start size ------------------------------------------------ libfdt fdt_get_mem_rsv(): %s %x %08x%08x %08x%08x libfdt fdt_add_mem_rsv(): %s libfdt fdt_del_mem_rsv(): %s boaFailed to update board information in FDT: %s fast interrupt request Unable to update property %s:%s, err=%s Supported filesystems## Starting application at 0x%08lX ... ## Application terminated, rc = 0x%lX -aGPIO device %s probe error %i GPIO: '%s' not found cmd_gpiogpio: requesting pin %u failed gpio: pin %s (gpio %u) value is unknown (ret=%d) Warning: no access to GPIO output value Warning: value of pin is still %d %s: %s dev %d NOT available repairRepairing GPT: Writing GPT: No partition list provided Missing disk guid Partition list incomplete No partition list provided - only basic check Verify GPT: setenvgpt_partition_addrgpt_partition_sizegpt_partition_entrygpt_partition_nameenumerateguidsuccess! Current bus is %d Setting bus to %d Failure changing bus number (%d) Current bus speed=%d Setting bus speed to %d Hz Failure changing bus speed (%d) CRC32 for %08lx ... %08lx ==> %04x: %02xreadingError %s the chip: %d Valid chip addresses: %02XError: Not supported by the driver Invalid bus %d: err=%d -s## Copying part %d from legacy image at %08lx ... Must specify load address for %s command with compressed image Bad Image Part ## Copying '%s' subimage from FIT image at %08lx ... Invalid image type for imxtract Loading part %d ... Uncompressing part %d ... GUNZIP ERROR - image not loaded fileaddr* regulator-name:Regulator info:%s %-*s %s %-*s %s %-*s %s %-*s %s %-*s * constraints:* parent uclass:* parent name:* device name: - min uV: - max uV: - min uA: - max uA: - always on: - boot on:* op modes: - mode id:Invalid data width specifier | %-*.*s| %-*.*s| %s Parentregulator-nameCan't set block device ** No boot file defined ** ** Reading file would overwrite reserved memory ** Failed to load '%s' %llu bytes read in %lu ms (loads_echo## Ready for S-Record download ... ## S-Record download aborted ## Start Addr = 0x%08lX ## Switch baudrate to %d bps and press ENTER ... loady## Ready for binary (ymodem) download to 0x%08lX at %d bps... ## Binary (ymodem) download aborted loadx## Ready for binary (xmodem) download to 0x%08lX at %d bps... ## Binary (xmodem) download aborted ## Ready for binary (kermit) download to 0x%08lX at %d bps... ## Binary (kermit) download aborted ## Switch baudrate to %d bps and press ESC ... PHY does not have extended functions No MDIO bus found Reading from bus %s PHY at address %x: Error %d.%d - 0x%x Base Address: 0x%08lx byte%s at 0x%08lx (%#0*lx) != %s at 0x%08lx (%#0*lx) Total of %ld %s(s) were the same Zero length ??? FDXHDX100fullhalfIEEE 802.3 CSMA/CDIEEE 802.9 ISLAN-16T???Incorrect PHY address. Range should be 0-31 PHY 0x%02X: OUI = 0x%04X, Model = 0x%02X, Rev = 0x%02X, %3dbase%s, %s Error reading from the PHY addr=%02x reg=%02x addr=%02x reg=%02x data=%04X Error writing to the PHY addr=%02x reg=%02x Error reading from the PHY addr=%02xError writing to the PHYduThe MII dump command only formats the standard MII registers, 0-5, 9-a. %u. (%04hx) -- %s -- (%04hx:%04x) %u.%2u,%2u = b%u%u speed selection = %s Mbps = %s** Unable to create a directory "%s" ** It is not an eMMC device EMMC boot partition Size change Failed. EMMC boot partition Size %d MB EMMC RPMB partition Size %d MB boot areas protected BOOT_BUS_WIDTH only exists on eMMC reset_boot_bus_width %d is invalid BOOT_BUS_WIDTH is failed to change. Set to BOOT_BUS_WIDTH = 0x%x, RESET = 0x%x, BOOT_MODE = 0x%x #part_num shouldn't be larger than %d switch to partitions #%d, %s mmc%d is current device mmc%d(part %d) is current device MMC erase: dev # %d, block # %d, count %d ... Error: card is write protected! %d blocks erased: %s SD doesn't support partitioning userenhwrrelgpPartition configuration: User Enhanced Start: User Enhanced Size: No enhanced user data area User partition write reliability: %s GP%i Capacity: No GP%i partition GP%i write reliability: %s Partitioning successful, power-cycle to make effective Failed! get mmc type error! PARTITION_CONFIG only exists on eMMC No part_config info for ver. 0x%x EXT_CSD[179], PARTITION_CONFIG: BOOT_ACK: 0x%x BOOT_PARTITION_ENABLE: 0x%x PARTITION_ACCESS: 0x%x MMC read: dev # %d, block # %d, count %d ... %d blocks read: %s Invalid RST_n_ENABLE value RST_n_FUNCTION only exists on eMMC no mmc device at slot %x OK, force rescanset dsr %s MMC write: dev # %d, block # %d, count %d ... %d blocks written: %s No MMC device available Regulator: %s - can't get the operation mode! mode id: %d Regulator: %s - can't set the operation mode! eth%d : %s %pM %s not used Supported partition tables%c %s: 0x%x-bootableUnknown option %s %s%xping failed; host %s is not alive host %s is alive prefetch abort Invalid pxefile address: %s Config file '%s' found Config file not found The seed cannot be 0. Using 0xDEADBEEF. %lu bytes filled with random data resetting ... %llu bytes written in %lu msPMIC_GPIOres Reset SCSI Leveling timeout on EMIF%d ** Abort software interrupt ## Executing script at %08lx Hex conversion error on %c Invalid bitlen %d generic_%d:%dspi_generic_drvError %d during SPI transaction mallocReadWrittenFailed to initialize SPI flash at %u:%u (error %d) No SPI flash selected. Please run `sf probe' updateERROR: attempting %s past flash size (%#x) ERROR: flash area is locked Updating, %zu%% %lu B/sSPI flash failed in %s step %zu bytes written, %zu bytes skipped in %ld.%lds, speed %ld B/s SF: %zu bytes @ %#x %s: ERROR %d SF: %zu bytes @ %#x Erased: protectstart sector is not a valid number len is not a valid number unlockdo_bootmERROR prep subcommand failed! Argument image is now in RAM: 0x%p fdtargsaddrfdtargslenWARN: FDT size > CMD_SPL_WRITE_SIZE Argument image is now in RAM at: 0x%p Subcommand failed enableddisabledRegulator %s status: * enable: * value uV: * current uA: * mode id:uVEnabled%-20s %-10s %10s %10s %-10s %s StatusModemA%-20s %-10s %10d %10s %-10s %i-pext2fatInvalid filesystem: %s Error reading config file time: %lu minutes, %lu.%03lu seconds undefined instruction starting USB... resetting USB... stopstopping USB.. USB is stopped. Please issue 'usb start' first. USB device tree: config for device %d *** No device available *** Device %d does not exist. Device is no hub or does not have %d ports. Setting Test_J modeSetting Test_K modeSetting Test_SE0_NAK modeSetting Test_Packet modeSetting Test_Force_Enable modeUnrecognized test mode: %s Available modes: J, K, S[E0_NAK], P[acket], F[orce_Enable] on downstream facing port %d... on upstream facing port... Error during SET_FEATURE. Test mode successfully set. Use 'usb start' to return to normal operation. storRegulator: %s - can't get the Voltage! -fValue exceeds regulator constraint limits %d..%d uV Regulator: %s - can't set the Voltage! gcc (Debian 12.2.0-14) 12.2.0 GNU ld (GNU Binutils for Debian) 2.40 Expected command parameterExpected nonzero image sizeStarting download of %d bytes DATA'hUh=OtUR1hPartition %d: invalid GUID %s UNKNOWN(%04x,%04x)%2u %2u-%2u = %5u %s%s %s: can't allocate event buffer %s %s: this is not a DesignWare USB3 DRD Core %s %s: Reset Timed Out disable_scramble cannot be used on non-FPGA builds %s %s: Invalid property %s %s: failed to initialize gadget %s %s: Unsupported mode of operation %d %s %s: %s's TRB (%p) still owned by HW %s %s: incomplete IN transfer %s %s %s: Set SEL should be 6 bytes, got %d UNKNOWN ep0state %d %s %s: request %p was not queued to %s %s is already disabled %s is already enabled -isoc-bulk-intrequest %p belongs to '%s' %s %s: failed to allocate ctrl request %s %s: failed to allocate ep0 trb %s %s: failed to allocate ep0 bounce buffer dwc3-gadget%s %s: failed to register udc ep%d%s%s %s: failed to allocate trb pool for %s %s %s: %s is already bound to %s %s %s: failed to enable %s %s %s: Stream event for non-Bulk %s LPM Erratum not available on dwc3 revisisions < 2.40a unexpected hibernation event %s %s: UNKNOWN IRQ type %d %s %s: failed to put link in Recovery %s %s: failed to send remote wakeup Invalid usb mode setup refref_clkrockchip,rk3399-dwc3reset-gpiosxlnx,zynqmp-dwc3dwc3-generic-hostdwc3-generic-peripheralfsl,permanently-attachedfsl,disable-port-power-controlfsl,over-current-active-lowfsl,power-active-lowsnps,has-lpm-erratumsnps,lpm-nyet-thresholdsnps,is-utmi-l1-suspendsnps,hird-thresholdsnps,disable_scramble_quirksnps,u2exit_lfps_quirksnps,u2ss_inp3_quirksnps,req_p1p2p3_quirksnps,del_p1p2p3_quirksnps,del_phy_power_chg_quirksnps,lfps_filter_quirksnps,rx_detect_poll_quirksnps,dis_u3_susphy_quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirksnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,tx_de_emphasis_quirksnps,tx_de_emphasissnps,quirk-frame-length-adjustmentsnps,incr-burst-type-adjustmentti,am437x-dwc3utmi-mode%s %s: failed to allocate event buffers %s %s: failed to initialize core %s %s: failed to setup event buffers sata-phycan't get the phy from DT %s: Cannot find udev for a bus %d efiblk#%defi_blkefi_disk addEvent registration for efi_disk add failed efi_disk delEvent registration for efi_disk del failed BootNext must be 16-bit integer Loading from BootNext failed, falling back to BootOrder Deleting BootNext failed BootOrder not defined ERROR: Failed to register WaitForKey event ERROR: Failed to register console event ERROR: Failed to set console timer ERROR: Out of memory MemoryMapped(0x%x,0x%llx,0x%llx)VenHw(%pUlAcpi(PNP%04X,%d)Ata(%d,%d,%d)Scsi(%u,%u)Uart(%lld,%d,%c,USB(0x%x,0x%x)MAC(UsbClass(0x%x,0x%x,0x%x,0x%x,0x%x)Sata(0x%x,0x%x,0x%x)NVMe(0x%x,%s%02xUri(%s(%u)HD(%d,MBR,0x%08x,0x%llx,0x%llx)HD(%d,GPT,%pUl,0x%llx,0x%llx)HD(%d,0x%02x,0,0x%llx,0x%llx)CDROM(%u,0x%llx,0x%llx)VenMedia(%pUl%lsDNEOMS[?25%c[%u;%u;%um[%d;%dH%04XCan't remove invalid handle %p Disk %s not ready Adding disk for %s failed (err=%ld/%#lx) Adding partition for %s failed NetMemEFI protocol GUID missing for driver '%s' Failed to add EFI driver %s Failed to install ECPT EFI application exitedbad file path! %s: illegal free 0x%llx, 0x%zx %s: illegal free 0x%p en-USEFI: cannot initialize platform language settings ERROR: Secure state transition failed ERROR: need device tree ERROR: invalid $fdt_addr or $fdtcontroladdr ERROR: invalid device tree ERROR: Failed to reserve space for FDT ERROR: out of memory ERROR: failed to process device tree ERROR: failed to install device tree Can't find initrd specified in Boot#### Not a PE-COFF file Invalid number of sections: %d Invalid optional header magic %x Unknown Relocation off %x type %x Machine type 0x%04x is not supported ERROR: Failed to register network event ERROR: Failed to set network timer ERROR: Failure to add protocol UEFI image [0x%p:0x%p] pc=0x%zx '%pD'Reserved memory mapping failed addr %llx size %llx Booting %pD Loading image failed No EFI system partition %x:%xCannot read EFI system partition invalid image type: %u 78ERROR: Failure to install protocols for loaded image Cannot create SMBIOS table kaslr-seedError deleting kaslr-seed Cannot free EFI memory pool Failed to load EFI variables Invalid EFI variables file Failed to set EFI variable %ls ubootefi.varFailed to persist EFI variables ERROR: Failed to register watchdog event EFI: Watchdog timeout AM571IDKAM574IDKBBONE-AIRE is too long (code overflow).callbacks*** Error - No Valid Environment Area found *** Warning - some problems detected reading environment; recovered successfully ${...}00:1uboot.envuboot-redund.envUnable to use %s %d:%d... Unable to write "%s" from %s%d:%d... .flags## Warning: Unknown environment variable access method '%c' ## Warning: Unknown environment variable type '%c' ## Error: flags type check failure for "%s" <= "%s" (type: %c) ## Error: Can't delete "%s" ## Error: Can't overwrite "%s" oldval: %s defval: %s ## Error: Can't create "%s" arocsdxbimautostartbootm_lowbootm_mapsizebootm_sizeenv_buf [%u bytes] too small for value of "%s" bad CRCCannot import environment: errno = %d import failedbad env areaLoading Environment from %s... redundant Writing to %sMMC(%d)... %s=%s ## Error: cannot export environment not initialized Failed (%d) Saving Environment to %s... not possible *** Warning - %s, using default environment  %s%daddr%saddr%pM%s.%dethactethrotateethprimeeth%d: %s [PRIME]eth%dmacskipethmacskip Error: eth device name "%s" has a space! eth_bootdev Warning: %s MAC addresses don't match: Address in %s is %pM Address in environment is %pM Error: %s address not set. Error: %s address %pM illegal value Warning: %s failed to set MAC address ** File not found %s ** ** Cannot support non-zero offset ** ** Error ext4fs_write() ** no block left to assign No Memory %s: Device read error! no block left assign no block left Recovery required File System is consistent file found, deleting Error in ext4fs_log_gdt Please supply Absolute path Invalid path It is a Directory Error in getting the block group descriptor table Failed to iterate over directory %s < ? > %10u %s Invalid input arguments %s ** Can not find directory. ** buffer ptr is NULL _get_node: malloc failed update journal finished Block full, trying previous All blocks full: Allocate new Directory uses extents Directory exceeds limit no inode left to assign error in File System init Unsupported feature metadata_csum found, not writing. hash tree directory No memory Not enough space on partition !!! Error in copying content ${Error: %d (%s) f_fastbootfastboot_bootcmdBooting kernel at %s... status: %d ep '%s' trans: %d downloading of %d bytes finished Received invalid data lengthFAILmissing varfastboot.%sVariable not implementedcommand %s not recognized. unrecognized commandErasing blocks %lu to %lu due to alignment failed erasing from device %d failed erasing from device........ erased %lu bytes from '%s' %s: updating MBR, Primary and Backup GPT(s) %s: invalid GPT - refusing to write to flash invalid GPT partition%s: writing GPT partitions failed writing GPT partitions failed........ success mbr%s: updating MBR %s: invalid MBR - refusing to write to flash invalid MBR partition%s: writing MBR partition failed writing MBR partition failedzimageFlashing zImage cannot find boot partition cannot find boot partitioninvalid number of boot sectors: 0 invalid number of boot sectors: 0cannot read header from boot partition cannot read header from boot partitionbad boot image magic boot partition not initializedunable to read boot image header unable to read boot image headermoving second stage is not supported yet moving second stage is not supported yetcannot read ramdisk from boot partition cannot read ramdisk from boot partitioncannot writeback boot image header cannot write back boot image headercannot write new kernel cannot write new kernelcannot write back original ramdisk cannot write back original ramdisk........ zImage was updated in boot partition Flashing sparse image at offset %lu too large for partition: '%s' too large for partitionFlashing Raw Image failed writing to device %d failed writing to device........ wrote %lu bytes to '%s' invalid mmc devicepartition not givenfastboot_partition_alias_fastboot_raw_partition_invalid partition or deviceno such deviceno such partitionunknown partition table typeunanticipated errorAndroid FastbootOKAYfailed to enable out ep failed to alloc out req failed to enable in ep failed alloc req in Setting reboot to fastboot flag ... dofastbootError %d on queue Error: FAT sector size mismatch (fs=%hu, dev=%lu) Error: FAT cluster size not set Error: FAT cluster size too big (cs=%u, max=%u) %s: already exists . .. ** Unable to read file %s ** UError: allocating memory Error: cannot remove root %s: doesn't exist Error: directory is not empty: %d %02X%02X-%02X%02Xerasing#address-cellsfdt_chosen: %s WARNING: could not set bootargs %s. u-boot,versionWARNING: could not set u-boot,version %s. - must RESET the board to recover. %s: %s: %s /aliasesetherneteth%daddrlocal-mac-address%s: num banks %d exceeds hardcoded limit %d. Recompile with higher MEMORY_BANKS_MAX? device_typeWARNING: could not set %s %s. linux,phandlefdt_initrd: %s linux,initrd-startlinux,initrd-endWARNING: could not set linux,initrd-start %s. WARNING: could not set linux,initrd-end %s. /__local_fixups__/__fixups__/__overlay__//__overlay__/__symbols__failed on fdt_overlay_apply(): %s base fdt does did not have a /__symbols__ node make sure you've compiled with -@ fdt_root: %s serial-numberWARNING: could not set serial-number %s. #size-cellsrangesThe address of the fdt is invalid (NULL). libfdt fdt_check_header(): %s - too old, fdt %d < %d - too new, fdt %d > %dokayNo valid device tree binary found at %p No current device Interface: %s No valid FAT fs found Filesystem: %s "%s" Invalid FAT entry Error reading cluster FAT: illegal filename (%s) %s: doesn't exist (%d) Error: writing contents Error: flush fat buffer ///./..MMC Device %d not found ## Checking hash(es) for FIT Image at %08lx ... Hash(es) for Image %u (%s): descriptionUnsupported %s address size data-offsetdata-positiondata-size/images## Loading %s from FIT Image at %08lx ... Bad FIT %s image format! (err=%d) Could not find configuration node Using '%s' configuration Could not find subimage node type '%s' Trying '%s' %s subimage Verifying Hash Integrity ... Bad Data Hash No %s %s %s Image Could not find %s subimage data! Can't get %s subimage load address! Error: %s overwritten Loading %s from 0x%08lx to 0x%08lx Error decompressing %s WARNING: 'compression' nodes for ramdisks are deprecated, please fix your .its file! Subimage data is not a FDT%s Description: %s Type: %s %s Compression: %s %s Data Start: %s Data Size: %s Architecture: %s %s OS: %s %s Load Address: %s Load Address: 0x%08lx %s Entry Point: %s %s algo: invalid/unsupported key-name-hint (required)padding%s %s padding: %s %s %s value: unavailable hashHashsignatureSignCan't get image data/sizeerror! %s in '%s' image node Corrupted or truncated treeUnsupported hash algorithmCan't get hash value propertyCan't get hash algo propertyBad hash valueBad hash value lenuboot-ignore-skipped + error! %s for '%s' hash node in '%s' image node %sFIT description: Can't find images parent node '%s' (%s) %s Image %u (%s) /configurations%s Default Configuration: '%s' %s Configuration %u (%s) %s Kernel: %s Init Ramdisk: %s %s Firmware: %s %s FDT: %s %s FPGA: %s %s Loadables: Jump offset is too bigError: writing directory entry outbuf is too small (%zd < 21) 01-%02x-%02x-%02x-%02x-%02x-%02xmissing environment variable: %s ** Invalid Block Device Descriptor (NULL) ** %s read error ** ** %s read error - block * %s read error - last part ** Unable to create link %s -> %s ** %s/ %s %8lld %s %d file(s), %d dir(s) ** Unable to write file %s ** ft_fixup_clocks failed for DSP voltage domain: %s ft_fixup_clocks failed for IVA voltage domain: %s ft_fixup_clocks failed for GPU voltage domain: %s /ocp/interconnect@4a000000/segment@0/target-module@5000/cm_core_aon@0/clocks/ocp/l4@4a000000/cm_core_aon@5000/clocksassigned-clocksassigned-clock-ratesusb_dnload%s: failed!, error: %d %s %s: PHY: Failed to exit %s: %d. %s : no phys property %s : no phys found %d Failed to get PHY%d for %s #phy-cellsphy-names%s %s: PHY: Failed to init %s: %d. Can't init PHY%d %s %s: PHY: Failed to power off %s: %d. %s %s: PHY: Failed to power on %s: %d. Can't power on PHY%d Unknown ArchitectureUnknown CompressionUnknown OSUnknown Image%d Bytes = %s Waiting for PHY auto negotiation to complete TIMEOUT ! user interrupt! done Error: UnKnown SOCunable to get device descriptor (error=%d) USB device descriptor short read (expected %i, got %i) Error: Invalid FAT entry: 0x%08x No MMC device at slot %x MMC initialization failed Error - failed to obtain block descriptor Can't find partition '%s' pxelinux.cfg/path (%s%s) too long, skipping pxelinux.cfg/%sunable to find syscon device for %s (%d) unable to find regmap for %s (%ld) offset not available for %s Base path too long (%s%s) Retrieving file: %s 0x%08x_ayesinvalid partition name0x%016zxfailed to set partitionplatformplatform not setBoard not setValue not set0.4N/AU-Boot 2023.01+dfsg-2+deb12u1Bank %s: %s%d: %s: %d [%c]%s%s%s.%s%dError insufficient memory gpt_partition_listMore partitions than allowed! Partition name: %s does not match %s! Partition %s size: %llu does not match %llu! Partition %s start: %llu does not match %llu! Error: Bad gzipped data Error: gunzip out of data in header Expected include path: %.*s Couldn't retrieve %s pxe_label_overrideMissing override pxe label: %s Missing default: %s ### ERROR ### Please RESET the board ### Unknown hash algorithm '%s' HASH_MAX_DIGEST_SIZE exceeded %s for %08lx ... %08lx ==> [0123456789abcdef %0*lxEnv export buffer too small: %lu, but need %lu himport_r: can't insert "%s=%s" into hash table WARNING: '%s' neither in running nor in imported env! WARNING: '%s' not in imported env, deleting it! INVALID OMAP REVISION u-boot,i2c-offset-lengeneric_%xi2c_generic_chip_drvNo I2C bus selected u-boot,i2c-transaction-bytes+,<=>:;"/\|?*[]XIP %s %s Loading Uncompressing %s Unimplemented compression type %d ## Checking Image at %08lx ... Legacy image found Bad Magic Number Bad Header Checksum Bad Data CRC Android image found FIT image found Bad FIT image format! Bad hash in FIT image! Unknown image format! %sImage Name: %.*s %sImage Type: %s %s %s (%s) %sData Size: %sLoad Address: %08x %sEntry Point: %08x %sContents: %s Image %d: %s Offset = 0x%08lx HAB Blocks: 0x%08x 0x0000 0x%08x ERROR: root node setup failed ERROR: /chosen node create failed ERROR: arch-specific fdt fixup failed u-boot,bootconfskip_board_fixupskip board fdt fixup ERROR: board-specific fdt fixup failed: %s ERROR: fdt fixup event failed: %d - must RESET the board to recover. Bad magic number Bad header crc Bad data crc Bad image type Empty Script No FIT subimage unit name Can't find '%s' FIT subimage Not a image image Could not find script subimage data Wrong image format for "source" command unknown compression methodunknown header flags setincorrect header checkinvalid window sizeheader crc mismatchinvalid block typeinvalid stored block lengthstoo many length or distance symbolsinvalid code lengths setinvalid bit length repeatinvalid literal/lengths setinvalid distances setincorrect data checkincorrect length checkinvalid distance too far backinvalid distance codeinvalid literal/length codebaudrateNo MMC card foundNo block deviceMMC partition switch failedMMC partition switch failed load-environmentMMC: Net: %s=%s%d.%d.%d.%ddisable_gigaethernet-phy.dtb./localcmdNo kernel given, skipping %s ramdisk_addr_rSkipping %s for failure retrieving initrd %s:%lxkernel_addr_rSkipping %s for failure retrieving kernel ipaddrserveripgatewayipnetmask ip=%s:%s:%s:%s BOOTIF=bootarg overflow %zd+%zd+%zd+1 > %zd append: %s malloc fail (FIT address) fdt_addr_rfdtfilemalloc fail (FDT filename) %s%s%s%s%s%sSkipping %s for failure retrieving FDT fdtoverlay_addr_rInvalid fdtoverlay_addr_r for loading overlays Failed loading overlay %s Invalid overlay %s, skipping Failed to apply overlay %s, skipping fdt_addrfdtcontroladdr%s: %s list passed to list_sort() too long for efficiency No match for driver '%s' Device tree error at node '%s' Error binding driver '%s': %d ERROR: Failed to allocate 0x%lx bytes below 0x%lx. lmb_dump_all: %s.cnt = 0x%lx %s[%d] [0x%llx-0x%llx], 0x%08llx bytes flags: %x 598Partition name is not valid UTF-8. 610638: Error loading footer. 650: Invalid vbmeta size in footer. 711: Error loading vbmeta data. 732: Error verifying vbmeta image: 745: Error verifying vbmeta image: invalid vbmeta header 753: Error verifying vbmeta image: unsupported AVB version 769: chained vbmeta image has non-zero flags 784: Public key used to sign data does not match key in chain partition descriptor. 830: Error while checking public key used to sign data. 837: Public key used to sign data rejected. 855: Error getting rollback index for location. 862: Image rollback index is less than the stored rollback index. 881: Too many vbmeta images. 486496: Error determining partition size. 510: Too many loaded partitions. 939: Descriptor is invalid. 297316Partition name does not fit. 327Cannot use A/B with a persistent digest. 359395: Unsupported hash algorithm. 421: Digest in descriptor not of expected size. 428: Hash of data does not match digest in descriptor. 444969: Encountered chain descriptor not in main image. 978: Chain partition descriptor is invalid. 986: Chain partition has invalid rollback_index_location field. 1029: Kernel cmdline descriptor is invalid. 1041: Kernel cmdline is not valid UTF-8. 1103: Hashtree descriptor is invalid. 11221134Cannot use A/B with a persistent root digest. 113911581193: Invalid rollback_index_location. lib/libavb/avb_slot_verify.c: Partition size too large to load. : Error loading data from partition. 92: Read incorrect number of bytes. 115119 Cannot overwrite reserved area (%08lx..%08lx) ## First Load Addr = 0x%08lX ## Last Load Addr = 0x%08lX ## Total Size = 0x%08lX = %ld Bytes %s Uart## Total Size = 0x%08x = %d Bytes probe [[bus:]cs] [hz] [mode] - init flash device on given SPI bus and chip select sf read addr offset|partition len - read `len' bytes starting at `offset' or from start of mtd `partition'to memory at `addr' sf write addr offset|partition len - write `len' bytes from memory at `addr' to flash at `offset' or to start of mtd `partition' sf erase offset|partition [+]len - erase `len' bytes from `offset' or from start of mtd `partition' `+len' round up `len' to block size sf update addr offset|partition len - erase and write `len' bytes from memory at `addr' to flash at `offset' or to start of mtd `partition' sf protect lock/unlock sector len - protect/unprotect 'len' bytes starting at address 'sector'No CLI availableTexas Instrumentsunknown cmd (%d) at %d ## ERROR: unsupported match method: 0x%02x %x - %s <--> %s %s is not a known ethernet mdio_register: non unique device name '%s' Enter choice: %s not found 1000BASE-X PHY AN duplexPHY duplexPHY AN adv duplex read failed, assuming half duplex NULL device name! PHY extended status read failed, assuming no 1000BASE-X MII devices: '%s' Current device: '%s' No such device: %s PHY 1000BT statusPHY speedPHY AN speedPHY AN adv speed read failed, assuming 10BASE-T Caution! Your devices Erase group is 0x%x The erase range would be change to 0x%lx~0x%lx mmc erase failed mmc_blkmmc_bootdevDevice MMC %d - not found!Request would exceed designated area! MMC operation failedMMC: block number 0x%lx exceeds max(0x%lx) mmc fail to send stop cmd mmc write failed %s: read error (%ld, %lld) %s: write error (%ld, %lld) %s: sector read error %s: Layout (%s) not (yet) supported! dfu: fs_set_blk_dev error! dfu: fs_read error! dfu: fs_write error! dfu: fs_size error! u-boot,mmc-env-offsetu-boot,mmc-env-offset-redundantu-boot,mmc-env-partitionvmmc-supplyvqmmc-supplyCard did not respond to voltage select! : %d eMMC >= 4.4 required for enhanced user data area Card does not support partitioning Card does not define HC WP group size User data enhanced area not HC WP group size aligned GP%i partition not HC WP group size aligned Card does not support enhanced attribute Total enhanced size exceeds maximum (%u > %u) Card does not support host controlled partition write reliability settings Card already partitioned unable to select a mode No ext_csd found! Select HS400 failed %d Select HS400ES failed %d unable to select a mode : %d Man %06x Snr %04x%04x%c%c%c%c%c%c%s - probe failed: %d Unknown modecap-sd-highspeed%s %s: Invalid "bus-width" value %u! cap-mmc-highspeedsd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104sd-uhs-ddr50mmc-ddr-1_8vmmc-ddr-1_2vmmc-hs200-1_8vmmc-hs200-1_2vmmc-hs400-1_8vmmc-hs400-1_2vmmc-hs400-enhanced-strobenon-removablecd-invertedbroken-cdno-1-8-vStatus Error: 0x%08x Timeout waiting card ready Error enabling VMMC supply : %d %s: partition start out of bounds %s: read sector aligned to partition bounds (%ld) Handling unaligned read buffer.. %s: timedout waiting for sysctl %x to clear MMC: no card present %s: sector aligned to partition bounds (%ld) Handling unaligned wrire buffer.. writing%08lx: %02lx %04lx %08lx ? %08x %0lx %04xmtdparts support missing. Offset exceeds device limit '%s' is not a number Size exceeds partition or device limit device %d whole chip offset 0x%llx, size 0x%llx #(-27:"/\|?*reg-offsetreg-shiftreg-io-widthpartitions not setgpt write mmc %x $partitions/configu-boot,dm-pre-relocu-boot,dm-pre-properu-boot,dm-splu-boot,dm-tplphy-modephy-connection-typeserial#%08x%08xgpio@%4x_pinctrl-namespinctrl-%dpinctrl-single,pinspinctrl-pin-arrayti,dual-voltOMAP SD/MMCpbias-supplycd-gpioswp-gpiosno pinctrl state for default mode %s-%shs200_1_8vddr_1_8v%s: timedout waiting for cc2! %s: timedout waiting for softresetall! %s: timedout waiting for ics! %s: timedout waiting on cmd inhibit to clear %s : timeout: No status update %s : DMA timeout: No status update %s: timedout waiting for status! ERROR: Timeout in soft-reset ERROR: failed to setup I2C bus-speed! i2c_probe: pads on bus probably not configured (status=0x%x) I2C read: data len < 0 I2C read: NULL pointer passed I2C read: address out of range i2c_read (data phase): pads on bus probably not configured (status=0x%x) I2C write: data len < 0 I2C write: NULL pointer passed I2C write: address 0x%x + 0x%x out of range i2c_write: error waiting for data ACK (status=0x%x) i2c_write: bus not ready for data Tx (i=%d) i2c_write: timed out writig last byte! %s: DPLL failed to lock DRA762DRA752DRA722Warning: fastboot.cpu: unknown CPU rev: %u fastboot.cpuWarning: fastboot.secure: unknown CPU sec: %u fastboot.secureWarning: fastboot.board_rev: unknown board revision fastboot.board_revinvalid mmc device userdata%ufastboot.userdata_sizeboard_nameWarning: fastboot.product: unknown board fastboot.productcouldn't get power reg. offset (err %d) ctrl-modulecan't get regmap (err %ld) ## Baudrate %d bps not supported ## Baudrate may not be deleted \.callbacks:callbacks,\.flags:flags,baudrate:baudrate,bootfile:bootfile,ipaddr:ipaddr,gatewayip:gatewayip,netmask:netmask,serverip:serverip,nvlan:nvlan,vlan:vlan,eth\d*addr:ethaddr,bootmeths:bootmeths,loadaddr:loadaddr,stdin:console,stdout:console,stderr:console,serial#:serialno,stdoutstderreth\d*addr:ma,ipaddr:i,gatewayip:i,netmask:i,serverip:i,nvlan:d,vlan:d,dnsip:i,targettarget-path010  `He 0Q0  `He@010  `He 0Q0  `He@010  `He 0Q0  `He@regulatorsreading from palmas failed. ret %d unable to get I2C bus. ret %d writing to palmas failed. ret %d PRTVXZ\^`bdPRTVXZ\^`bdPRT^bldolnldousbQSUWY[]_aceQSUWY[]_aceQSU_cread error from device: %p register: %#x! $(,048< $(,048 $,08Wrong ID for regulator Invalid PMIC ID #'+/37;<#'+/37;#'/3;write error to device: %p register: %#x! Expected string: %.*s Maximum nesting (%d) exceeded Ignoring malformed menu command: %.*s Expected label name: %.*s initrd=Ignoring unknown command: %.*s Expected string literal: %.*s IFS\$'";&|#;$&|exit not allowed from main input shell. %s:%dblk_partitionCould not find "%s" partition Couldn't find partition %s %s ** Nested DOS partitions detected, stopping ** ** Can't read partition table on %d:%lu ** bad MBR sector signature 0x%02x%02x %08x-%02x** First descriptor is NOT a primary desc on %d:%d ** CD001** Wrong ISO Ident: %s on %d:%d ** EL TORITO SPECIFICATION** No valid boot catalog found on %d:%d ** ** Wrong El Torito ident: %s on %d:%d ** ** Can't read Boot Entry at %lX on %d:%d ** ** Checksum Error in booting catalog validation entry on %d:%d ** ** Key 0x55 0xAA error on %d:%d ** ** Partition %d not found on device %d ** ** Partition %d is not bootable on device %d ** Whole Disk## Unknown partition table type %x Partition Map for IDESATAUSBHOSTNVMePV BLOCKVirtIOUNKNOWN device %d -- Partition Type: %s Part Start Sector Num Sectors UUID Type Part Start LBA End LBA Name Attributes Type GUID Partition GUID %3d 0x%08llx 0x%08llx "%s" attrs: 0x%016llx type: %pUl guid: %pUl ** No boot partition found on device %d ** Part Start Sect x Size Type %2d %8lu %8lu %6ld %.32s hdusbdmmcsd%s%c%du-boot,efi-partition-entries-offset%s: unable to find syscon device (%d) %s: unable to find regmap (%ld) %s: unable to find offset (%d) Could not get PHY for %s: addr %d %s:%d is connected to %s. Reconnecting to %s (null bus)Failed to allocate PHY device for %s:%d %s, PHY probe failed PHY reset timed out %s: Failed to power down DPLL: PLL_STATUS 0x%x %s: No DPLL configuration for %u Hz SYS CLK %s: Invalid DPLL parameters missing phy_rx address unable to remap phy_rx missing pll ctrl address unable to remap pll ctrl syscon-phy-powersyscon-pllresetWARN urb submitted to disabled ep WARN waiting for error on ep to be cleared WARN halted endpoint, queueing URB anyway. ERROR unknown endpoint state for ep ABZACDCPU : OMAPDRA%x-%s ES%x.%x %s package fdt_max_dump", "* 0x%p [0x%08x]<0x%08x%s[%02x%s%llu Hz%s%lu.%ld %cHz%sJournal Recovery Completed Journal Scan Completed %s: %d (%s)YesNo DDR ENH ENH Device: %s Manufacturer ID: %x OEM: %x Name: %c%c%c%c%c Name: %c%c%c%c%c%c Bus Speed: %d Mode: %s card capabilitieshost capabilitiesRd Block Len: %d %s version %d.%dHigh Capacity: %s Bus Width: %d-bit%s Erase Group Size: HC WP Group Size: User Capacity: WRREL Boot Capacity: RPMB Capacity: Boot area %d is not write protected power on protected permanently protected in reserved protection state Boot Extd%3d %-10lu %-10lu %08x-%02x %02x%s%s %u Bytes%s %ciB%sUSB download gadgetpart_offset is %lu total_sector is %llu error: overflow occurs pxeuuidError parsing config file invalid extent block ** SI ext2fs read block (indir 1)malloc failed. ** ** SI ext2fs read block (indir 1):malloc failed. ** ** SI ext2fs read block (indir 1)failed. ** ** DI ext2fs read block (indir 2 1)malloc failed. ** ** DI ext2fs read block (indir 2 1)failed. ** ** DI ext2fs read block (indir 2 2)malloc failed. ** ** DI ext2fs read block (indir 2 2)failed. ** ** TI ext2fs read block (indir 2 1)malloc failed. ** ** TI ext2fs read block (indir 2 1)failed. ** ** TI ext2fs read block (indir 2 2)malloc failed. ** ** TI ext2fs read block (indir 2 2)failed. ** FAT32 FAT12 FAT16 %s not supported yet 153: Persistent values are not implemented. avb.persistent_digest.223Error getting device lock state. 244: Error initializing persistent digest. 254: Reading back initialized persistent digest failed! 190: Persistent digest does not exist. 194: Persistent digest is not of expected size. 198: Error reading persistent digest. 201pre-reloc realloc() is not supportedCannot set reboot flagCannot set fastboot flagCannot set recovery flagdrivers/usb/host/xhci-ring.c  $(,048<@(4$,0^%s$Error compiling regex: %s little-endianbig-endiannative-endianregulator-min-microvoltregulator-max-microvoltregulator-init-microvoltregulator-min-microampregulator-max-microampregulator-always-onregulator-boot-onregulator-ramp-delayregulator-force-boot-offregulator-state-memregulator-off-in-suspendregulator-suspend-microvoltHUSH_NO_EVALUnknown command '%s' - try 'help' or use 'run' command usb_gadget_initialize failed g_dnl_register failedDeferred dfu_flush() failed!buffer overflowBad status: %d scanning bus for devices... id%dlun%dscsi_blkSDRAM: identified size not same as expected size identified: %x expected: %x Badly aligned ext2_dirent stdout-pathNo serial driver foundunknownboard_serialError get-and-setting cluster Error: no space left: %llu uuid_disk=name=,start=MiB,size=MiB,uuid=;uuid_diskError: is the partitions string NULL-terminated? Wrong uuid format for partition %d %s: readonly variable%.*s.%.3s~%dWorking FDT set to %lx Model: %s Bus %d: %s (active %d) %02x: %s, offset len %x, flags %x (effective (T)reloc pc : [<%08lx>] lr : [<%08lx>] sp : %08lx ip : %08lx fp : %08lx r10: %08lx r9 : %08lx r8 : %08lx r7 : %08lx r6 : %08lx r5 : %08lx r4 : %08lx r3 : %08lx r2 : %08lx r1 : %08lx r0 : %08lx Flags: %c%c%c%c IRQs %s FIQs %s Mode %s%s Code: (%0*x) %0*x Unknown01/01/2023skufamilyUnknown Productasset-tagmanufacturer%s %s: Invalid cs %d (err=%d) spi_flash@%d:%djedec_spi_norSF: Failed to set up slave Invalid bus %d (err=%d) %s %s: Invalid chip select %d:%d (err=%d) !R\248>Ž ; - Load the slot metadata from the partition 'part' on device type 'interface' instance 'dev' and store the active slot in the 'slot_var_name' variable. This also updates the Android slot metadata with a boot attempt, which can cause successive calls to this function to return a different result if the returned slot runs out of boot attempts. - If 'part_name' is passed, preceded with a # instead of :, the partition name whose label is 'part_name' will be looked up in the partition table. This is commonly the "misc" partition. bootflowBoot flowssourcerun script from memorybcbLoad/set/clear/test/dump/store Android BCB fieldsload - load BCB from mmc : bcb set - set BCB to bcb clear [] - clear BCB or all fields bcb test - test BCB against bcb dump - dump BCB bcb store - store BCB back to mmc Legend: - MMC device index containing the BCB partition - MMC partition index or name containing the BCB - one of {command,status,recovery,stage,reserved} - the binary operator used in 'bcb test': '=' returns true if matches the string stored in '~' returns true if matches a subset of 's string - string/text provided as input to bcb {set,test} NOTE: any ':' character in will be replaced by line feed during 'bcb set' and used as separator by upper layers bdinfoprint Board Info structureblkcacheblock cache diagnostics and controlshow - show and reset statistics blkcache configure - set max blocks per entry and max cache entries showconfigurebootefiBoots an EFI payload from memorybootzboot Linux zImage image from memoryconinfoprint console devices and informationadtimgmanipulate dtb/dtbo Android imageaddr - Set image location to adtimg dump - Print out image contents adtimg get dt --index= [avar [svar]] - Get DT address/size by index Legend: - : DTB/DTBO image address (hex) in RAM - : index (hex/dec) of desired DT in the image - : variable name to contain DT address (hex) - : variable name to contain DT size (hex)abootimgmanipulate Android Boot Imageaddr - set the address in RAM where boot image is located ($loadaddr is used by default) abootimg dump dtb - print info for all DT blobs in DTB area abootimg get ver [varname] - get header version abootimg get recovery_dtbo [addr_var [size_var]] - get address and size (hex) of recovery DTBO area in the image [addr_var]: variable name to contain DTBO area address [size_var]: variable name to contain DTBO area size abootimg get dtb_load_addr [varname] - get load address (hex) of DTB, from image header abootimg get dtb --index= [addr_var [size_var]] - get address and size (hex) of DT blob in the image by index : index number of desired DT blob in DTB area [addr_var]: variable name to contain DT blob address [size_var]: variable name to contain DT blob sizeecho args to console[-n] [args..] - echo args to console; -n suppresses newlineeepromEEPROM sub-systemread addr off cnt eeprom write addr off cnt - read/write `cnt' bytes from `devaddr` EEPROM at offset `off'bootvxBoot vxWorks from an ELF image [address] - load address of vxWorks ELF image.bootelfBoot from an ELF image in memory[-p|-s] [address] - load ELF image at [address] via program headers (-p) or via section headers (-s)exitexit scriptext4loadload binary file from a Ext4 filesystem [ [addr [filename [bytes [pos]]]]] - load binary file 'filename' from 'dev' on 'interface' to address 'addr' from ext4 filesystemext4lslist files in a directory (default /) [directory] - list files from 'dev' on 'interface' in a 'directory'ext4sizedetermine a file's size - Find file 'filename' from 'dev' on 'interface' and determine its size.ext4writecreate a file in the root directory [sizebytes] [file offset] - create a file in / directoryext2loadload binary file from a Ext2 filesystem [ [addr [filename [bytes [pos]]]]] - load binary file 'filename' from 'dev' on 'interface' to address 'addr' from ext2 filesystem.ext2lsfatmkdircreate a directory [] - create a directory in 'dev' on 'interface'fatrmdelete a file [] - delete a file from 'dev' on 'interface'fatwritewrite file into a dos filesystem [ []] - write file 'filename' from the address 'addr' in RAM to 'dev' on 'interface'fatinfoprint information about filesystem [] - print information about filesystem from 'dev' on 'interface'fatls [] [directory] - list files from 'dev' on 'interface' in a 'directory'fatloadload binary file from a dos filesystem [ [ [ [bytes [pos]]]]] - Load binary file 'filename' from 'dev' on 'interface' to address 'addr' from dos filesystem. 'pos' gives the file position to start loading from. If 'pos' is omitted, 0 is used. 'pos' requires 'bytes'. 'bytes' gives the size to load. If 'bytes' is 0 or omitted, the load stops on end of file. If either 'pos' or 'bytes' are not aligned to ARCH_DMA_MINALIGN then a misaligned buffer warning will be printed and performance will suffer for the load.fatsizeflattened device tree utility commandstotalsizeoff_dt_structoff_dt_stringsoff_mem_rsvmaplast_comp_versionboot_cpuid_physsize_dt_stringssize_dt_structfstypesList supported filesystem typesfstypeLook up a filesystem type : - print filesystem type fstype : - set environment variable to filesystem type Create a symbolic link target linkname - create a symbolic link to 'target' with the name 'linkname' on device type 'interface' instance 'dev'. [ [directory]] - List files in directory 'directory' of partition 'part' on device type 'interface' instance 'dev'.savesave file to a filesystem bytes [pos] - Save binary file 'filename' to partition 'part' on device type 'interface' instance 'dev' from addr 'addr' in memory. 'bytes' gives the size to save in bytes and is mandatory. 'pos' gives the file byte position to start writing to. If 'pos' is 0 or omitted, the file is written from the start.load binary file from a filesystem [ [ [ [bytes [pos]]]]] - Load binary file 'filename' from partition 'part' on device type 'interface' instance 'dev' to address 'addr' in memory. 'bytes' gives the size to load in bytes. If 'bytes' is 0 or omitted, the file is read until the end. 'pos' gives the file byte position to start reading from. If 'pos' is 0 or omitted, the file is read from the start.query and control gpio pins - input/set/clear/toggle the specified pin gpio status [-a] [ | ] - show [all/claimed] GPIOsI2C sub-systemcrc32loopmmmwnmprobeolenitestreturn true/false on integer compare[.b, .w, .l, .s] [*]value1 [*]value2-lt-gt-eq==-ne!=<>-ge>=-le<=load binary file over serial line (ymodem mode)[ addr [ baud ] ] - load binary file over serial line at address 'addr' with baudrate 'baud'load binary file over serial line (xmodem mode)loadbload binary file over serial line (kermit mode)loadsload S-Record file over serial line[ off ] - load S-Record file over serial line with offset 'off'halfworddouble wordrandomfill memory with random pattern [] - Fill 'len' bytes of memory starting at 'addr' with random data infinite loop on address range[.b, .w, .l, .q] address number_of_objectsbaseprint or set address offset - print address offset for memory commands base off - set address offset for memory commands to 'off'checksum calculationaddress count [addr] - compute CRC32 checksum [save at addr]cmpmemory compare[.b, .w, .l, .q] addr1 addr2 countmemory copy[.b, .w, .l, .q] source target countmemory write (fill)[.b, .w, .l, .q] address value [count]memory modify (constant address)[.b, .w, .l, .q] addressmemory modify (auto-incrementing address)memory display[.b, .w, .l, .q] address [# of objects]MII utility commandsdevice - list available devices mii device - set current device mii info - display MII PHY info mii read - read MII PHY register mii write - write MII PHY register mii modify - modify MII PHY register updating bits identified in mii dump - pretty-print (0-5 only) Addr and/or reg may be ranges, e.g. 2-7.PHY control registerPHY status registerPHY ID 1 registerPHY ID 2 registerAutonegotiation advertisement registerAutonegotiation partner abilities register1000BASE-T control register1000BASE-T status registermaster/slave config faultmaster/slave config resultlocal receiver status OKremote receiver status OK1000BASE-T full duplex able1000BASE-T half duplex able(reserved)1000BASE-T idle error countertest modemanual master/slave enablemanual master/slave valuemulti/single portautomatic TDR on link downnext page ableacknowledgeremote faultasymmetric pause able100BASE-T4 able100BASE-X full duplex able100BASE-TX able10BASE-T full duplex able10BASE-T ablepartner selectorasymmetric pausepause enable100BASE-TX full duplex able10BASE-T full duplex able10BASE-T ableOUI portionmanufacturer part numbermanufacturer rev. number100BASE-X full duplex able100BASE-X half duplex able10 Mbps full duplex able10 Mbps half duplex able100BASE-T2 full duplex able100BASE-T2 half duplex ableextended statusMF preamble suppressionA/N completeA/N ablelink statusjabber detectextended capabilitiesloopbackspeed selectionA/N enablepower-downisolaterestart A/Ncollision test enablemdioMDIO utility commandslist - List MDIO buses mdio read [.] - read PHY's register at . mdio write [.] - write PHY's register at . mdio rx [.] - read PHY's extended register at . mdio wx [.] - write PHY's extended register at . may be: , and may be ranges, e.g. 1-5.4-0x1f. sleepdelay execution for some timeN - delay execution for N seconds (N is _decimal_ and can be fractional)mmcinfodisplay MMC info- display info of the current MMC deviceMMC sub systeminfo - display info of the current MMC device mmc read addr blk# cnt mmc write addr blk# cnt mmc erase blk# cnt mmc rescan [mode] mmc part - lists available partition on current mmc device mmc dev [dev] [part] [mode] - show or set current mmc device [partition] and set mode - the required speed mode is passed as the index from the following list [MMC_LEGACY, MMC_HS, SD_HS, MMC_HS_52, MMC_DDR_52, UHS_SDR12, UHS_SDR25, UHS_SDR50, UHS_DDR50, UHS_SDR104, MMC_HS_200, MMC_HS_400, MMC_HS_400_ES] mmc list - lists available devices mmc wp [PART] - power on write protect boot partitions arguments: PART - [0|1] : 0 - first boot partition, 1 - second boot partition if not assigned, write protect all boot partitions mmc hwpartition - does hardware partitioning arguments (sizes in 512-byte blocks): USER - <{on|off}> : sets user data area attributes GP - <{gp1|gp2|gp3|gp4}> <{on|off}> : general purpose partition MODE - <{check|set|complete}> : mode, complete set partitioning completed WARNING: Partitioning is a write-once setting once it is set to complete. Power cycling is required to initialize partitions after set to complete. mmc bootbus - Set the BOOT_BUS_WIDTH field of the specified device mmc bootpart-resize - Change sizes of boot and RPMB partitions of specified device mmc partconf [[varname] | [ ]] - Show or change the bits of the PARTITION_CONFIG field of the specified device If showing the bits, optionally store the boot_partition field into varname mmc rst-function - Change the RST_n_FUNCTION field of the specified device WARNING: This is a write-once field and 0 / 1 / 2 are the only valid values. mmc setdsr - set DSR register value wperasehwpartitionbootbusbootpart-resizepartconfrst-functionsetdsrNET sub-systemlist - list available devices pingsend ICMP ECHO_REQUEST to network hostpingAddressnfsboot image via network using NFS protocol[loadAddress] [[hostIPaddr:]bootfilename]dhcpboot image via network using DHCP/TFTP protocoltftpbootload file via network using TFTP protocolbootpboot image via network using BOOTP/TFTP protocoldisk partition related commandsuuid : - print partition UUID part uuid : - set environment variable to partition UUID part list - print a device's partition table part list [flags] - set environment variable to the list of partitions flags can be -bootable (list only bootable partitions) part start - set environment variable to the start of the partition (in blocks) part can be either partition number or partition name part size - set environment variable to the size of the partition (in blocks) part can be either partition number or partition name part number - set environment variable to the partition number using the partition name part must be specified as partition name part types - list supported partition table typescommands to get and boot from pxe filesget - try to retrieve a pxe file using tftp pxe boot [pxefile_addr_r] - boot from the pxe file at pxefile_addr_r default-arm-omap5-am57xxdefault-arm-omap5default-armsfSPI flash sub-systemscsibootboot from SCSI deviceloadAddr dev:partSCSI sub-systemreset - reset SCSI controller scsi info - show available SCSI devices scsi scan - (re-)scan SCSI bus scsi device [dev] - show or set current device scsi part [dev] - print partition table of one or all SCSI devices scsi read addr blk# cnt - read `cnt' blocks starting at block `blk#' to memory address `addr' scsi write addr blk# cnt - write `cnt' blocks starting at block `blk#' from memory address `addr'sspiSPI utility command[:][.][@] - Send and receive bits - Identifies the SPI bus - Identifies the chip select - Identifies the SPI mode to use - Identifies the SPI bus frequency in Hz - Number of bits to send (base 10) - Hexadecimal string that gets sentsysbootcommand to get and boot from syslinux files[-p] [addr] [filename] - load and parse syslinux menu file 'filename' from ext2, fat or any filesystem on 'dev' on 'interface' to address 'addr'run commands and summarize execution timecommand [args...] truedo nothing, successfullyfalsedo nothing, unsuccessfullyminimal test like /bin/sh[args..]-o-z-e1.5 Mb/s480 Mb/s5 Gb/susbbootboot from USB deviceUSB sub-systemstart - start (scan) USB controller usb reset - reset (rescan) USB controller usb stop [f] - stop USB [f]=force stop usb tree - show USB device tree usb info [dev] - show available USB devices usb test [dev] [port] [mode] - set USB 2.0 test mode (specify port 0 to indicate the device's upstream port) Available modes: J, K, S[E0_NAK], P[acket], F[orce_Enable] usb storage - show details of USB storage devices usb dev [dev] - show or set current USB storage device usb part [dev] - print partition table of one or all USB storage devices usb read addr blk# cnt - read `cnt' blocks starting at block `blk#' to memory address `addr' usb write addr blk# cnt - write `cnt' blocks starting at block `blk#' from memory address `addr'run as a fastboot usb or udp deviceimxtractextract a part of a multi-imageSPL configurationexport [kernel_addr] [initrd_addr] [fdt_addr] img "atags" or "fdt" kernel_addr address where a kernel image is stored. kernel is loaded as part of the boot process, but it is not started. initrd_addr address of initial ramdisk can be set to "-" if fdt_addr without initrd_addr is used. fdt_addr in case of fdt, the address of the device tree. exportatagsDevice Firmware Upgrade [ ] [list] - device firmware upgrade via on device , attached to interface [list] - list available alt settings gptGUID Partition Table - GUID partition table restoration and validity check Restore or verify GPT information on a device connected to interface Example usage: gpt repair mmc 0 - repair the GPT on the device gpt write mmc 0 $partitions - write the GPT to device gpt verify mmc 0 $partitions - verify the GPT on device against $partitions gpt setenv mmc 0 $name - setup environment variables for partition $name: gpt_partition_addr, gpt_partition_size, gpt_partition_name, gpt_partition_entry gpt enumerate mmc 0 - store list of partitions to gpt_partition_list environment variable read - read GPT into a data structure for manipulation gpt guid - print disk GUID gpt guid - set environment variable to disk GUID Example usage: gpt guid mmc 0 gpt guid mmc 0 varname uclass operationslist - list UCLASS regulator devices regulator dev [regulator-name] - show/[set] operating regulator device regulator info - print constraints info regulator status [-a] - print operating status [for all] regulator value [val] [-f] - print/[set] voltage value [uV] (force) regulator current [val] - print/[set] current value [uA] regulator mode [id] - print/[set] operating mode id regulator enable - enable the regulator output regulator disable - disable the regulator output currentdisableavbProvides commands for testing Android Verified Boot 2.0 functionalityinit - initialize avb2 for avb read_rb - read rollback index at location avb write_rb - write rollback index to avb is_unlocked - returns unlock status of the device avb get_uuid - read and print uuid of partition avb read_part - read bytes from partition to buffer avb read_part_hex - read bytes from partition and print to stdout avb write_part - write bytes to by using data from avb verify [slot_suffix] - run verification process using hash data from vbmeta structure [slot_suffix] - _a, _b, etc (if vbmeta partition is slotted) read_rbwrite_rbis_unlockedget_uuidread_partread_part_hexwrite_partrunrun commands in an environment variablevar [...] - run the commands in the environment variable(s) 'var'askenvget environment variables from stdinname [message] [size] - get environment variable 'name' from stdin (max 'size' chars)set environment variablessetenv [-f] name value ... - [forcibly] set environment variable 'name' to 'value ...' setenv [-f] name - [forcibly] delete environment variable 'name'printenvprint environment variables[-a] - print [all] values of all environment variables printenv name ... - print value of environment variable 'name'editenvedit environment variablename - edit environment variable 'name'environment handling commandsdeleteeditimportprintexistssaveenvsave environment variables to persistent storageDDR3 testtest - test DDR from start address to end address ddr compare - compare DDR data of (size) bytes from start address to end address ddr ecc_err - generate bit errors in DDR data at , the command will read a 32-bit data from , and write (data ^ bit_err) back to showvarprint local hushshell variables - print values of all hushshell variables showvar name ... - print value of hushshell variable 'name'thenelifelseforwhileuntildoneusb_hubusb-hubusb_mass_storageusb-mass-storagemd5sha1sha256crc16-ccittBlock sequence errorCRC/checksum errorInvalid framingCancelledEnd of fileTimed outSorry, zModem not available yetCan't access fileandroidboot.verifiedbootstate=greenandroidboot.verifiedbootstate=yellowandroidboot.verifiedbootstate=orangeDOSISOnvmeefiloadervirtiopvblockfixed_rate_raw_clockfixed_clockfixed-clockfixed_factor_clockfixed-factor-clockti_omap4_cmti,omap4-cmcdce9xx-clkti,cdce913ti,cdce925ti,cdce937ti,cdce949/firmwarerootroot_drivernopsimple_bussimple-bussimple-mfdphy-handlephy-devicesgmii-2500qsgmiirmiirgmiirgmii-idrgmii-rxidrgmii-txidrtbi1000base-x2500base-xrxauisfiinternal25g-auixlaui4caui2caui4NC-SI10gbase-rusxgmiiRAW_ADDREXT2EXT3EXT4RAM_ADDRSKIPSCRIPTeMMCOneNANDRAMSFMTDVIRTinputoutputunusedfuncgpio_omapti,omap3-gpioti,omap4-gpioti,am4372-gpioi2c-chipi2c_generici2c_omapti,omap3-i2cti,omap4-i2cMMC legacyMMC High Speed (26MHz)SD High Speed (50MHz)MMC High Speed (52MHz)MMC DDR52 (52MHz)UHS SDR12 (25MHz)UHS SDR25 (50MHz)UHS SDR50 (100MHz)UHS DDR50 (50MHz)UHS SDR104 (208MHz)HS200 (200MHz)HS400 (200MHz)HS400ES (200MHz)u-boot,bootdev-mmcomap_hsmmcti,omap3-hsmmcti,omap4-hsmmcti,am33xx-hsmmcti,am335-sdhciti,dra7-hsmmcspi_flashjedec,spi-nors25sl032ps25sl064ps25fl256s0s25fl256s1s25fl512ss25fs512ss25fl512s_256ks25fl512s_64ks25fl512s_512ks70fs01gs_256ks25sl12800s25sl12801s25fl128ss25fl129p0s25fl129p1s25sl008as25sl016as25sl032as25sl064as25fl116ks25fl164ks25fl208ks25fl064ls25fl128ls25fl256ls25hl512ts25hl01gts25hl02gts25hs512ts25hs01gts25hs02gtGeneric PHYMicrel ksz9131Micrel ksz9031Micrel ksz9021rxc-skew-pstxc-skew-pstxen-skew-psrxdv-skew-pstxd0-skew-pstxd1-skew-pstxd2-skew-pstxd3-skew-psrxd0-skew-psrxd1-skew-psrxd2-skew-psrxd3-skew-pseth_cpswti,cpswti,am335x-cpswpipe3_phyti,phy-pipe3-satati,omap-usb3omap_usb2_phyti,omap5-usb2ti,dra7x-usb2ti,dra7x-usb2-phy2ti,am437x-usb2ti,am654-usb2am654_usb2am437x_usb2dra7x_usb2_phy2dra7x_usb2omap5_usb2palmas_pmicti,tps659038ti,tps65917palmas_ldopalmas_smpspbias_regulatorpbias_mmc_omap5pbias_mmc_omap4pbias_sim_omap3pbias_mmc_omap2430pbias_pmicti,pbias-dra7ti,pbias-omap2ti,pbias-omap3ti,pbias-omap4ti,pbias-omap5pbiasns16550_serialns16550ns16550aingenic,jz4780-uartnvidia,tegra20-uartsnps,dw-apb-uartomap_serialti,omap2-uartti,omap3-uartti,omap4-uartti,am3352-uartti,am4372-uartti,dra742-uartti,am654-uartspi_genericti_qspiti,dra7xxx-qspiti,am4372-qspiti_syscti,sysc-omap2ti,sysc-omap4ti,sysc-omap4-simpleti,sysc-omap3430-srti,sysc-omap3630-srti,sysc-omap4-srti,sysc-omap3-shamti,sysc-omap-aesti,sysc-mcaspti,sysc-usb-host-fsfckickdwc_ahcisnps,dwc-ahcibootonce-bootloaderversion-bootloaderdownloadsizemax-download-sizeserialnoversion-basebandcurrent-slothas-slotpartition-typepartition-sizeis-userspacegetvardownloadcontinuerebootreboot-bootloaderreboot-fastbootreboot-recoveryset_activeoem formatmiscti_bandgap_thermalti,dra752-bandgaputmiutmi_wideulpihsiclow-speedfull-speedhigh-speedwirelesssuper-speedsuper-speed-plusotgdwc3-generic-wrapperxlnx,versal-dwc3ti,keystone-dwc3ti,dwc3ti,am654-dwc3rockchip,rk3328-dwc3qcom,dwc3fsl,imx8mp-dwc3fsl,imx8mq-dwc3intel,tangier-dwc3usb_dev_genericu-boot,bootdev-usb xhci-dwc3snps,dwc3dwc3-of-simpleamlogic,meson-gxl-dwc3unsupportedEFI block driverFDT_ERR_NOTFOUNDFDT_ERR_EXISTSFDT_ERR_NOSPACEFDT_ERR_BADOFFSETFDT_ERR_BADPATHFDT_ERR_BADPHANDLEFDT_ERR_BADSTATEFDT_ERR_TRUNCATEDFDT_ERR_BADMAGICFDT_ERR_BADVERSIONFDT_ERR_BADSTRUCTUREFDT_ERR_BADLAYOUTFDT_ERR_INTERNALFDT_ERR_BADNCELLSFDT_ERR_BADVALUEFDT_ERR_BADOVERLAYFDT_ERR_NOPHANDLESFDT_ERR_BADFLAGSbaseboardchassis$(ANDROID_BOOT_PARTUUID)OK_NOT_SIGNEDINVALID_VBMETA_HEADERUNSUPPORTED_VERSIONHASH_MISMATCHSIGNATURE_MISMATCHseparateembednvidia,tegra20-emcnvidia,tegra20-emc-tablenvidia,tegra20-nandnvidia,tegra124-xusb-padctlnvidia,tegra210-xusb-padctlsamsung,exynos-usb-physamsung,exynos5250-usb3-physamsung,exynos-tmusamsung,exynos-mipi-dsisamsung,exynos-dwmmcsamsung,sysmmu-v3.3intel,microcodeintel,quark-mrcaltr,socfpga-stmmacaltr,socfpga-dw-mshcsnps,dwc2intel,baytrail-fspintel,baytrail-fsp-mdpintel,ivybridge-fspallwinner,sun4i-a10-nandaltr,clk-mgrpinctrl-singlealtr,socfpga-hps2fpga-bridgealtr,socfpga-lwhps2fpga-bridgealtr,socfpga-fpga2hps-bridgealtr,socfpga-fpga2sdram0-bridgealtr,socfpga-fpga2sdram1-bridgealtr,socfpga-fpga2sdram2-bridgealtr,socfpga-a10-fpga-mgraltr,socfpga-a10-nocaltr,socfpga-a10-clk-initu-boot,bootdev-ethnvlansyntax error syscon FATFAT32blksizeInvalid blk size(=%d) Invalid timeout val(=%d s) TFTP error: First block is not block 1 (%ld) Starting again trying to overwrite reserved memory... TFTP error: '%s' (%d) Not retrying... octettsize%c%u%cblksize%c%d%cwindowsize%c%d%cFile too largeFile has bad magicOption Negotiation FailedtftpblocksizetftpwindowsizetftptimeoutTFTP timeout (%ld ms) too low, set min = 1000 ms tftptimeoutcountmaxTFTP timeout count max (%d ms) negative, set to 0 Capping tftp block size option to %d (was %d) fromTFTP %s server %pI4; our IP address is %pI4Filename '%s'.Load address: 0x%lx Retry count exceeded %s; starting again cpsw,am33xxdavinci,emacti,dm8148ti,am33xxti,am3517-emacti,dm816-emacti,am43ti,dra7%s %s: incompatible machine/device type for reading mac address Syscon offset not found Not able to get syscon address to get mac efuse address BBG1syscon-chipselectsnum-csspi_xfer: TX timeout! spi_xfer: RX timeout! %s %s: failed to disable %s clock %s %s: failed to enable %s clock %s %s: failed to get %s clock %s %s: failed to release all clocks Invalid load option for %ls /EFI/BOOT/BOOTARM.EFILoading %ls '%ls' failed Booting: %ls Unloading image failed HUSH_VERSION0.01( w usb,device-classusb,interface-classcompositegadget not registered. Human Interface, Subclass: NoneKeyboardMouseMass Storage, RBC SFF-8020i (ATAPI)QIC-157 (Tape)UFISFF-8070Transp. SCSICommand/BulkCommand/Bulk/IntBulk onlySelf Powered Bus Powered Remote Wakeup InOut Configuration: %d - Interfaces: %d %s%s%dmA Interface: %d - Alternate Setting %d, Endpoints: %d - Class - - Endpoint %d %s IsochronousInterrupt MaxPacket %d Interval %dms%d: %s, USB Revision %x.%x - %s %s %s - Class: - Class: (from Interface) %s - PacketSize: %d Configurations: %d - Vendor: 0x%04x Product 0x%04x Version %d.%d String: "%s"ep2outep1inep3inNo USB device found failed to start %s: %d couldn't find an available UDC See InterfaceCommunicationHuman InterfacePrinterMass StorageHubCDC DataVendor specificAudiounable to get descriptor, error %lX config descriptor too short (expected %i, got %i) dr_modemaximum-speedphy_typerole-switch-default-modeusb_pgood_delayCan't allocate memory for USB device! Port %d over-current occurred %d times cannot reset port %i!? Bus %s: Port not available. probe failed, error %d No working controllers found usb_storage_blkusb_bootdevscanning bus %s for devices... No USB Device found %d USB Device(s) found generic_bus_%x_dev_%xusb_dev_generic_drvusb_new_device: Cannot read configuration, skipping device %04x:%04x ERROR: NOT USB_CONFIG_DESC %x ERROR: Invalid USB CFG length (%d) ERROR: Invalid USB IF length (%d) USB IF descriptor overflowed buffer! Too many USB interfaces! ERROR: Invalid USB EP length (%d) USB EP descriptor overflowed buffer! Endpoint descriptor out of order! Interface %d has too many endpoints! ERROR: Invalid USB EPC length (%d) USB EPC descriptor overflowed buffer! EPC descriptor out of order! failed to set default configuration len %d, status %lX selecting invalid interface %d%s: invalid max packet size Cannot allocate device context to get SLOT_ID USB device not accepting new address (error=%lX) 12 Mb/s+- %s (%s, %dmA) %s %s %s %s Did not get interrupt on CBI cmd 0x%02X returned 0x%02X 0x%02X 0x%02X 0x%02X (NOT READY) cmd 0x%02X returned 0x%02X 0x%02X 0x%02X 0x%02X Device NOT ready Request Sense returned %02X %02X %02X READ_CAP ERROR error in inquiry Device %d: No storage devices, perhaps not 'usb start'ed..? scanning usb for storage devices... %d Storage Device(s) found USB Storage Transport unknown / not yet implemented Sorry, protocol %d not yet supported. ## No elf image at address 0x%08lx ## Not a 32-bit elf image at address 0x%08lx vbecur-versioncur-vernumU-Boot bootloader-versionVersion: %s Vernum: %x/%xU-Boot 2023.01+dfsg-2+deb12u1 (Apr 18 2024 - 22:00:21 +0000)Timed out in %s: status=%04x Check if pads/pull-ups of bus are properly configured MBR%s: failed writing '%s' (1 blks at 0x0) smbios_SM__DMI_%s: Sparse image block size issue [%u] sparse image block size issueFlashing Sparse Image Bogus chunk size for chunk type Raw%s: Request would exceed partition size! Request would exceed partition size!Malloc failed for: CHUNK_TYPE_RAW%s: Write failed, block #%lu [%lu] flash write failure(incomplete)Bogus chunk size for chunk type FILLMalloc failed for: CHUNK_TYPE_FILLWrite failed, block #%s: %s %lu [%d] flash write failureBogus chunk size for chunk type Dont Care%s: Unknown chunk type: %x Unknown chunk type........ wrote %llu bytes to '%s' sparse image write failureCould not allocate xHCI USB device data structures Virt dev for slot[%d] already allocated Failed to allocate virtual device Failed to allocate out context for virt dev Failed to allocate in context for virt dev Evaluate ContextConfigure Endpointdrivers/usb/host/xhci.cBUG at %s:%d/%s()! BUG!ERROR: %s command returned completion code %d. Resetting EP %d... snps,dis_enblslpm-quirkusb-role-switchunable to allocate DCBA Register %x NbrPorts %d Starting the controller USB XHCI %x.%02x Host not halted after %u microseconds. drivers/usb/host/xhci-mem.cnon-bulk pipe (type=%lu)non-control pipe (type=%lu)The request port(%d) exceeds maximum port number unknown value DT_STRING %x unknown value %x unknown feature %x Unknown request Setup ERROR: address device command for slot %d. Device not responding to set address. ERROR: Incompatible devicefor address device command. ERROR: unexpected command completion code 0x%x. Failed to configure xHCI endpoint non-interrupt pipe (type=%lu)Unexpected XHCI event TRB, skipping... (%08x %08x %08x %08x) XHCI timeout on event type %d... cannot recover. ERROR : xmalloc failed ERROR : xrealloc failed Unknown errorloadxy_timeout1.2.3Error: inflateInit2() returned %d Error: inflate() returned %d  'XLӂ ߅8#؅288 ߅8#؅28 ߅"؅288 7@7@7@7@@yLk(_ʚ;eZk?@}pE%B3GZk?F#F#')')22!F#F#')'),,e܎莇-P~# ;J~3%J$~/;J ;J;J$~+%J%J%J $~+%J%J%J@~# ;J~3%J$~/;J ;J;J$~+%J%J%J $~7%J%J%J@~# ;J~/%J$~+;J ;J;J$~+%J%J%J $~+%J%J%J@UM吀YEّUYa=EK[addr [arg ...]] - boot application image stored in memory passing arguments 'arg ...'; when booting a Linux kernel, 'arg' can be the address of an initrd image When booting a Linux kernel which requires a flat device-tree a third argument is required which is the address of the device-tree blob. To boot that kernel without an initrd image, use a '-' for the second argument. If you do not pass a third a bd_info struct will be passed instead For the new multi component uImage format (FIT) addresses must be extended to include component or configuration unit name: addr: - direct component image specification addr# - configuration specification Use iminfo command to get the list of existing component images and configurations. Sub-commands to do part of the bootm sequence. The sub-commands must be issued in the order below (it's ok to not issue all sub-commands): start [addr [arg ...]] loados - load OS image ramdisk - relocate initrd, set env initrd_start/initrd_end fdt - relocate flat device tree cmdline - OS specific command line processing/setup bdt - OS specific bd_info processing prep - OS specific prep before relocation or go go - start OSφ)ʁ)ʁ")ʁ)ʁ Ś)ʁ@͚)ʁњ)ʁ֚)ʁ/†)ʁ)ʁscan - boot first available bootflow [addr] - run script starting at addr - A valid image header must be present For FIT format uImage addr must include subimage unit name in the form of addr:@)ʁYB@)ʁ)Ά@)ʁ!@)ʁɿ}@)ʁΆ@)ʁU9ʁ€Z9ʁU€[:] [] - boot EFI payload bootefi bootmgr [fdt address] - load and boot EFI payload based on BootOrder/BootXXXX variables. If specified, the device tree located at gets exposed as EFI configuration table. [addr [initrd[:size]] [fdt]] - boot Linux zImage stored in memory The argument 'initrd' is optional and specifies the address of the initrd in memory. The optional argument ':size' allows specifying the size of RAW initrd. When booting a Linux kernel which requires a flat device-tree a third argument is required which is the address of the device-tree blob. To boot that kernel without an initrd image, use a '-' for the second argument. If you do not pass a third a bd_info struct will be passed instead h@)ʁɀ}@)ʁɀ~@)ʁ9ʀ h)ʁ΀})ʁ̀~)ʁˀ /addr [-c] [-q] [] - Set the [control] fdt location to fdt apply - Apply overlay to the DT fdt boardsetup - Do board-specific set up fdt move - Copy the fdt to and make it active fdt resize [] - Resize fdt to size + padding to 4k addr + some optional if needed fdt print [] - Recursive print starting at fdt list [] - Print one level starting at fdt get value [] - Get and store in In case of stringlist property, use optional to select string within the stringlist. Default is 0. fdt get name - Get name of node and store in fdt get addr - Get start address of and store in fdt get size [] - Get size of [] or num nodes and store in fdt set [] - Set [to ] fdt mknode - Create a new node after fdt rm [] - Delete the node or fdt header [get ] - Display header info get - get header member and store it in fdt bootcpu - Set boot cpuid fdt memory - Add/Update memory node fdt rsvmem print - Show current mem reserves fdt rsvmem add - Add a mem reserve fdt rsvmem delete - Delete a mem reserves fdt chosen [ ] - Add/update the /chosen branch in the tree / - initrd start addr/size NOTE: Dereference aliases by omitting the leading '/', e.g. fdt print ethernet0.bus [muxtype:muxaddr:muxchannel] - show I2C bus info i2c crc32 chip address[.0, .1, .2] count - compute CRC32 checksum i2c dev [dev] - show or set current I2C bus i2c loop chip address[.0, .1, .2] [# of objects] - looping read of device i2c md chip address[.0, .1, .2] [# of objects] - read from I2C device i2c mm chip address[.0, .1, .2] - write to I2C device (auto-incrementing) i2c mw chip address[.0, .1, .2] value [count] - write to I2C device (fill) i2c nm chip address[.0, .1, .2] - write to I2C device (constant address) i2c probe [address] - test for and show device(s) on the I2C bus i2c read chip address[.0, .1, .2] length memaddress - read to memory i2c write memaddress chip address[.0, .1, .2] length [-s] - write memory to I2C; the -s option selects bulk write in a single transaction i2c flags chip [flags] - set or get chip flags i2c olen chip [offset_length] - set or get chip offset length i2c reset - re-init the I2C Controller i2c speed [speed] - show or set I2C bus speed)ʁ怀`)ʁ퀀)ʁ倀f)ʁ퀀FC)ʁqꀀk)ʁe退n)ʁQ쀀q)ʁk退t)ʁe倀鋇)ʁ뀀9ʁq退^)ʁ}瀀z)ʁ 瀀|)ʁ倀R)ʁ䀀@!ɇ9ʁQ鋇)ʁч9ʁa9ʁч9ʁ%)ʁ1ׇ)ʁ9ʁ9)ʁY ч9ʁI$ч9ʁ,ч9ʁ!<ч9ʁmEч9ʁ Rч9ʁI 99ʁ~)ʁY O)ʁ6ׇOׇaׇ][-l addr] [-s size] usb | udp addr - address of buffer used during data transfers (0x82000000) size - size of buffer used during data transfers (0x2F000000)addr part [dest] - extract from legacy image at and copy to addr uname [dest] - extract subimage from FIT image at and copy to oᇀ)ʁ)ʁvᇀ)ʁφ"Ś͚њ)ʁqH9)ʁH!ɇ)ʁ1IR)ʁUJÇ)ʁIGH臀)ʁF)ʁEFfƇ)ʁ FP臀)ʁE9ʁP뇀9ʁ-M뇀9ʁM뇀9ʁ)N뇀9ʁM뇀9ʁ%L뇀9ʁN뇀9ʁLHԆ9ʁaOask name [message] [size] - ask for environment variable env default [-f] -a - [forcibly] reset default environment env default [-f] var [...] - [forcibly] reset variable(s) to their default values env delete [-f] var [...] - [forcibly] delete variable(s) env edit name - edit environment variable env exists name - tests for existence of variable env export [-t | -b | -c] [-s size] addr [var ...] - export environment env import [-d] [-t [-r] | -b | -c] addr [size] [var ...] - import environment env print [-a | name ...] - print environment env run var [...] - run commands in an environment variable env save - save environment env set [-f] name [arg ...] C@)ʁV]9ʁaT@9ʁP9ʁVoᇀ9ʁW9ʁR@)ʁ)R뇀@)ʁ59ʁeQB@9ʁW9ʁT>M8RW 8\` f  l vv%xw3xwv?x7xwuFwKx;xւGxw/xCx9{iw%wv ]=EGwwDDDDDDDDDDDDDDDDDDDDDDDDDDEEEEEEEE E E(E(E0E0E8E8E@E@EHEHEPEPEXEXE`E`EhEhEpEpExExEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFFFFFFF F F(F(F0F0F8F8F@F@FHFHFPFPFXFXF`F`FhFhFpFpFxFxFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFGGGGGGGG G G(G(G0G0G8G8G@G@GHGHGPGPGXGXG`G`GhGhGpGpGxGxGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGHHHHHHHH H H(H(H0H0H8H8H@H@HHHHHPHPHXHXH`H`HhHhHpHpHxHxHHHHHHHHHA˄ ݄վ ey!`yrQ=쇀8f?f TITIdIdI)v |I|IY @"eY#ͩ "eY#ͩ*"ݦeY{QQÂłałHKJ  Y5 $-1  I5 /jqYq$q-1  IqƂEǂ5ǂ=ǂɂȂL"4"""тiт킀肀;m;tLDLMBLL TLP Q"CB EB%BiBBMSFT100L L L)ņL M M~$hM?M0M6M0M0hMzMqMhMMM B@@MMWINUSBNM{4866319A-F4D6-4374-93B9-DC2DEB361BA9}DeviceInterfaceGUIDNNeiuffhge *    @  0tQ-UM1 ?FÆEۃŃ٦K3!܃霃9-EK3?BOOTSERVdyW;Me5#39,/!1!&I$/).A4 /Ey2)}(%!&?--lPlPxPxPPP7=7E>7%98PP7779I7666Y6PPP2MT0Q0Q8Q8Q@Q@Q1a2b>nIyCsQ4d5e7g8hVBr3c@p;kAqK{T?o<lDtFvUJzSL|PM}GwO9iN~Hx=mEuR6f:j$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,01jkjkZ[LMV'GXY,-4RHIlmUBC_*+-M$D;./ !<=()"# @!Ars3S%E*J8 ]5PQFGVWlm\]dehiRStuvwX: \     nofg YhiJKNO Z>`a|}~?$%pqDE`aTUz{(H)I&'^bcdefg,L"B&F [#CxyT2/Obc+KPQW^_.N7@A6!A"B#C$D%E&F'G(H)I*J+K,L-M.N/O0P1Q2R3S4T5U6V7W8X9Y:Z------------ -$-!-"-%---- -- - - - -----------#--'---,0,(,X,,1,,M, ,<,,4,,7,*,Z,,G,,3,,H, ,;, ,:,),Y,',W, ,9,+,[, ,=,.,^,,>,,?,,@,,A,,I,,J,,B,,C,,N,,K,,,\,,D,$,T,%,U,",R,-,],,L,,E,,F,,2,!,Q, ,P,,O,,5,&,V,#,S,,8,,6,   q  prssr)!-%/'+#u( ,$.&*"tpq91=5?7;3w80<4>6:2viameogkc}h`ldnfjb|IAMEKCyH@LDJBxvwYQ]U_W[S{zAa&':e,23m,Q456789:;<=BbSCFGCc      ;<Sno,-./Dd    WEe()FG$%"#JKjkFfGg"# !` !cABHh*+()$%g,h,&'"#$%f&'u,v,&'Ii,-./   *+./h(),-yz{|}yilmJj45HIKk0167i,j,BC2345@ADELl9:=l=>;<<=6789`,a,HI:;?@b,kABMm>?@ABCn,qNnCDGHEFJKDEFGrHI OoNO*+./01PQ  JKLMLMRSPQLMNO,-NO[T"#PpTUVWRSTUc,}PQQqXYVWRrZ[TUXYVWXYZ[\]^_LMd,}>?X\\]SsZ[de`afg^_\]`abchi~,?YaTtdebcpq>f,jklmnofgdefg*+o,Pp,Re~oE()UuDlmvwrspqjkz{rsnohixytuVv^_~|}hibc`aWwtur,s,XxYyvwx23NOZzyz}~k,l,{|$%,@f Ih k g@)j@o@ݩʛ9ʁYԛ@9ʁˀ壇@9ʁMɀ죇n쇀@)ʁVu쇀쇀X臀9ʁuP\臀臀A)ʁFb@)ʁŞ)ʁ9ʁ€ܢO)ʁys)ʁyd9ʁǀl([@9ʁЀc@QIʁ&@)ʁ崀!҇)ʁa҇ч9ʁ]р +@)ʁȀ)')ʁq+:)ʁȀ҇)ʁA]i`)ʁѽ潇 h)ʁMY (ކ@)ʁ<|ᇀᇀ҇)ʁq҇ч톀@)ʁM΀Q9ʁVYsƁY)ʁπ`r@)ʁuQ?)ʁӀ򪇀9ʁӀҭw)ʁӀګ9ʁӀ/ӫ)ʁӀګa9ʁӀj)ʁӀ'܇@)ʁ,%܇K@)ʁ 8߇;)ʁԀ%H9ʁӀ>)ʁ Ԁګ~)ʁԀ򮇀)ʁԀs9ʁӀjZ9ʁqԀc9ʁ)ր{,A)ʁ/ကHb)ʁ3က!/†@)ʁꘇ9ʁကŹV⇀@)ʁBZ⇀o⇀욇@)ʁ嶀񚇀2)ʁQ䀀Q94h@)ʁuo߇)ʁ19߇<9ʁt)ʁ!က촇9ʁϷ򷇀9ʁ»+򻇀9ʁq9ʁ󀀌+`9ʁ+f)ʁ )ʁကګFC)ʁU-<Ƈ)ʁƇƇ)ʁdyk)ʁ꾇?)ʁOɇ^ɇ ɇ9ʁQɇ&ɇn)ʁJ')ʁYчhчч)ʁyччq)ʁɾ꾇s)ʁyׇ@)ʁ%҇҇ч)ʁYчч퇀@)ʁ)R퇀퇀Ɓ)ʁևև@)ʁ嶀ۚu9ʁE|@)ʁE懀懀|9ʁ뇀@)ʁ쇀(쇀Ɓ59ʁက:T9ʁeQN])ʁ'ׇׇׇ)ʁq'ׇׇ 醀@9ʁW쇀퇀Ɓmׇ)ʁ pׇM@)ʁ_φ9ʁjȇ)ʁ=ȇȇ9ʁỀ'_)ʁ;߇߇iه)ʁ(nههڇ)ʁ*ڇۇ@)ʁ,@܇Z܇L҇)ʁiU҇чȇ@9ʁ+ۇۇ܇@)ʁ,܇)ʁ5܇܇܇)ʁU5܇ׇ›)ʁ)I]bLvM܅֗ѐ E   Ȇ\݅ $H݅ ݅ ݅ (݅@ޅIt;;;=9 (N [w;9=9( G=<<d Z(肀a肀9肀L h% pͩ`'pU\$ ޅm (ޅl.KK <4 2hW9T il)O|)@SpdHStYvlIcقׂHCCzE|h,@cقAڂHRUƂK\%΂!\΂!BU!!҂тK\Eӂd"R0$m‚,JUt!%ɂKB'djplL0d@-shP-1悀}傀(-d-炀炀炀悀H 23e$NAuqvx3 >38 3l a t3y(N BւkІե^ɒCAC)|nCYMCqٶI_-᳀ ކ]OCᆀV)Mꁀ䁀恀 ぀@遀y遀e遀l0DSɄI ȆP) 7% )E''ݣ.C ED22MmMPQ4zB?CGMR%3HUIǂ\ʂyɂ8N]bcԂԂd# haۂ߂=ۂ gjiىlA'ptI^d@ $uwqvodD@ $>xx`Xpt \` (   $(,048 lpt $(,0 ThDl 4\@    !t""## #$%P%%$&(&&&&&&&&&''''d(h(l(p(t(x(|((((())**,,,,,,,,,,,,,,,,,,,,4-8-P-.>>???AAAAAAAAAAAAAAABDDDDDDDDDDDDDDDDDDDEEE EEEEXElEpEEEEEF@FFFF8G >$>>>>????????????????ACDDE>> >>> >$>(>0>8><>@>D>L>T>X>\>`>h>p>t>x>|>>>>>>>>>>>>>>>>>>>>>>>?????? ?$?,?4?8??@ABCDEFGHIJ_Pcmcasp1_ahclkx_mux@550 ti,mux-clock8=>?@ABCDEFGHIJ_Pcmcasp1_aux_gfclk_mux@550 ti,mux-clockKLMN_Pctimer5_gfclk_mux@558 ti,mux-clock0OPDEFGHQRSTU_Xc;timer6_gfclk_mux@560 ti,mux-clock0OPDEFGHQRSTU_`c<timer7_gfclk_mux@568 ti,mux-clock0OPDEFGHQRSTU_hc=timer8_gfclk_mux@570 ti,mux-clock0OPDEFGHQRSTU_pc>uart6_gfclk_mux@580 ti,mux-clockVW_c?dummy_ck fixed-clockmc@clockdomainscAcm_core@8000ti,dra7-cm-core_0cBclockscCdpll_pcie_ref_ck@200ti,omap4-dpll-clock_ cXdpll_pcie_ref_m2ldo_ck@210ti,divider-clockX_cYapll_pcie_in_clk_mux@4ae06118 ti,mux-clockYZ_c[apll_pcie_ck@21cti,dra7-apll-clock[X_ c\optfclk_pciephy1_32khz@4a0093b0ti,gate-clockP_coptfclk_pciephy2_32khz@4a0093b8ti,gate-clockP_coptfclk_pciephy_div@4a00821cti,divider-clock\_/c]optfclk_pciephy1_clk@4a0093b0ti,gate-clock\_ coptfclk_pciephy2_clk@4a0093b8ti,gate-clock\_ coptfclk_pciephy1_div_clk@4a0093b0ti,gate-clock]_ coptfclk_pciephy2_div_clk@4a0093b8ti,gate-clock]_ capll_pcie_clkvcoldofixed-factor-clock\}cDapll_pcie_clkvcoldo_divfixed-factor-clock\}cEapll_pcie_m2_ckfixed-factor-clock\}cdpll_per_byp_mux@14c ti,mux-clock^_Lc_dpll_per_ck@140ti,omap4-dpll-clock__@DLHc`dpll_per_m2_ck@150ti,divider-clock`_Pcafunc_96m_aon_dclk_divfixed-factor-clocka}cdpll_usb_byp_mux@18c ti,mux-clockb_ccdpll_usb_ck@180ti,omap4-dpll-j-type-clockc_cddpll_usb_m2_ck@190ti,divider-clockd_cgdpll_pcie_ref_m2_ck@210ti,divider-clockX_cdpll_per_x2_ckti,omap4-dpll-x2-clock`cedpll_per_h11x2_ck@158ti,divider-clocke?_Xcfdpll_per_h12x2_ck@15cti,divider-clocke?_\cjdpll_per_h13x2_ck@160ti,divider-clocke?_`c|dpll_per_h14x2_ck@164ti,divider-clocke?_dcsdpll_per_m2x2_ck@150ti,divider-clocke_PcWdpll_usb_clkdcoldofixed-factor-clockd}cifunc_128m_clkfixed-factor-clockf}cwfunc_12m_fclkfixed-factor-clockW}cFfunc_24m_clkfixed-factor-clocka}c?func_48m_fclkfixed-factor-clockW}cVfunc_96m_fclkfixed-factor-clockW}cGl3init_60m_fclk@104ti,divider-clockg_/cHclkout2_clk@6b0ti,gate-clockh_cl3init_960m_gfclk@6c0ti,gate-clocki_cndss_32khz_clk@1120ti,gate-clockP _ cIdss_48mhz_clk@1120ti,gate-clockV _ cdss_dss_clk@1120ti,gate-clockj_ ;cdss_hdmi_clk@1120ti,gate-clockk _ cdss_video1_clk@1120ti,gate-clockl _ cdss_video2_clk@1120ti,gate-clockm _ cgpio2_dbclk@1760ti,gate-clockP_`cJgpio3_dbclk@1768ti,gate-clockP_hcKgpio4_dbclk@1770ti,gate-clockP_pcLgpio5_dbclk@1778ti,gate-clockP_xcMgpio6_dbclk@1780ti,gate-clockP_cNgpio7_dbclk@1810ti,gate-clockP_cOgpio8_dbclk@1818ti,gate-clockP_cPmmc1_clk32k@1328ti,gate-clockP_(cQmmc2_clk32k@1330ti,gate-clockP_0cRmmc3_clk32k@1820ti,gate-clockP_ cSmmc4_clk32k@1828ti,gate-clockP_(cTsata_ref_clk@1388ti,gate-clock_cusb_otg_ss1_refclk960m@13f0ti,gate-clockn_cusb_otg_ss2_refclk960m@1340ti,gate-clockn_@cusb_phy1_always_on_clk32k@640ti,gate-clockP_@cusb_phy2_always_on_clk32k@688ti,gate-clockP_cusb_phy3_always_on_clk32k@698ti,gate-clockP_catl_dpll_clk_mux@c00 ti,mux-clockP9:/_ cpatl_gfclk_mux@c00 ti,mux-clock  op_ crmii_50mhz_clk_mux@13d0 ti,mux-clock8q_cUgmac_rft_clk_mux@13d0 ti,mux-clock9:o/ _cgpu_core_gclk_mux@1220 ti,mux-clock rs'_ t'ctgpu_hyd_gclk_mux@1220 ti,mux-clock rs'_ u'cul3instr_ts_gclk_div@e50ti,divider-clockv_P / cVmcasp2_ahclkr_mux@1860 ti,mux-clock8=>?@ABCDEFGHIJ_`cmcasp2_ahclkx_mux@1860 ti,mux-clock8=>?@ABCDEFGHIJ_`cmcasp2_aux_gfclk_mux@1860 ti,mux-clockKLMN_`cmcasp3_ahclkx_mux@1868 ti,mux-clock8=>?@ABCDEFGHIJ_hcmcasp3_aux_gfclk_mux@1868 ti,mux-clockKLMN_hcmcasp4_ahclkx_mux@1898 ti,mux-clock8=>?@ABCDEFGHIJ_cmcasp4_aux_gfclk_mux@1898 ti,mux-clockKLMN_cmcasp5_ahclkx_mux@1878 ti,mux-clock8=>?@ABCDEFGHIJ_xcmcasp5_aux_gfclk_mux@1878 ti,mux-clockKLMN_xcmcasp6_ahclkx_mux@1904 ti,mux-clock8=>?@ABCDEFGHIJ_cmcasp6_aux_gfclk_mux@1904 ti,mux-clockKLMN_cmcasp7_ahclkx_mux@1908 ti,mux-clock8=>?@ABCDEFGHIJ_cmcasp7_aux_gfclk_mux@1908 ti,mux-clockKLMN_cmcasp8_ahclkx_mux@1890 ti,mux-clock8=>?@ABCDEFGHIJ_cmcasp8_aux_gfclk_mux@1890 ti,mux-clockKLMN_cmmc1_fclk_mux@1328 ti,mux-clockwW_(cxmmc1_fclk_div@1328ti,divider-clockx_(cWmmc2_fclk_mux@1330 ti,mux-clockwW_0cymmc2_fclk_div@1330ti,divider-clocky_0cXmmc3_gfclk_mux@1820 ti,mux-clockVW_ czmmc3_gfclk_div@1820ti,divider-clockz_ cYmmc4_gfclk_mux@1828 ti,mux-clockVW_(c{mmc4_gfclk_div@1828ti,divider-clock{_(cZqspi_gfclk_mux@1838 ti,mux-clockw|_8c}qspi_gfclk_div@1838ti,divider-clock}_8ctimer10_gfclk_mux@1728 ti,mux-clock,OPDEFGHQRST_(c[timer11_gfclk_mux@1730 ti,mux-clock,OPDEFGHQRST_0c\timer13_gfclk_mux@17c8 ti,mux-clock,OPDEFGHQRST_c]timer14_gfclk_mux@17d0 ti,mux-clock,OPDEFGHQRST_c^timer15_gfclk_mux@17d8 ti,mux-clock,OPDEFGHQRST_c_timer16_gfclk_mux@1830 ti,mux-clock,OPDEFGHQRST_0c`timer2_gfclk_mux@1738 ti,mux-clock,OPDEFGHQRST_8catimer3_gfclk_mux@1740 ti,mux-clock,OPDEFGHQRST_@cbtimer4_gfclk_mux@1748 ti,mux-clock,OPDEFGHQRST_Hcctimer9_gfclk_mux@1750 ti,mux-clock,OPDEFGHQRST_Pcduart1_gfclk_mux@1840 ti,mux-clockVW_@ceuart2_gfclk_mux@1848 ti,mux-clockVW_Hcfuart3_gfclk_mux@1850 ti,mux-clockVW_Pcguart4_gfclk_mux@1858 ti,mux-clockVW_Xchuart5_gfclk_mux@1870 ti,mux-clockVW_pciuart7_gfclk_mux@18d0 ti,mux-clockVW_cjuart8_gfclk_mux@18e0 ti,mux-clockVW_ckuart9_gfclk_mux@18e8 ti,mux-clockVW_clvip1_gclk_mux@1020 ti,mux-clock ~_ cmvip2_gclk_mux@1028 ti,mux-clock ~_(cnvip3_gclk_mux@1030 ti,mux-clock ~_0coclockdomainscpcoreaon_clkdmti,clockdomaindcql4@4ae00000ti,dra7-l4-wkupsimple-bus KJfcrcounter@4000ti,omap-counter32k_@@ Acounter_32kcsprm@6000ti,dra7-prmsimple-bus_`0 . K`0fctclockscusys_clkin1@110 ti,mux-clock_cabe_dpll_sys_clk_mux@118 ti,mux-clockD_cabe_dpll_bypass_clk_mux@114 ti,mux-clockP_cabe_dpll_clk_mux@10c ti,mux-clockP_ cabe_24m_fclk@11cti,divider-clock_/c=aess_fclk@178ti,divider-clock_xcabe_giclk_div@174ti,divider-clock_tcQabe_lp_clk_div@1d8ti,divider-clock_/ cabe_sys_clk_div@120ti,divider-clock_ c>adc_gfclk_mux@1dc ti,mux-clock DP_cvsys_clk1_dclk_div@1c8ti,divider-clock@_csys_clk2_dclk_div@1ccti,divider-clockD@_cper_abe_x1_dclk_div@1bcti,divider-clocko@_cdsp_gclk_div@18cti,divider-clock @_cgpu_dclk@1a0ti,divider-clock'@_cemif_phy_dclk_div@190ti,divider-clock@_cgmac_250m_dclk_div@19cti,divider-clock@_cgmac_main_clkfixed-factor-clock}cl3init_480m_dclk_div@1acti,divider-clockg@_cusb_otg_dclk_div@184ti,divider-clock@_csata_dclk_div@1c0ti,divider-clock@_cpcie2_dclk_div@1b8ti,divider-clock@_cpcie_dclk_div@1b4ti,divider-clock@_cemu_dclk_div@194ti,divider-clock@_csecure_32k_dclk_div@1c4ti,divider-clock@_cclkoutmux0_clk_mux@158 ti,mux-clockX_XcUclkoutmux1_clk_mux@15c ti,mux-clockX_\cwclkoutmux2_clk_mux@160 ti,mux-clockX_`chcustefuse_sys_gfclk_divfixed-factor-clock}cxeve_clk@180 ti,mux-clock36_cyhdmi_dpll_clk_mux@164 ti,mux-clockD_dckmlb_clk@134ti,divider-clock@_4cImlbp_clk@130ti,divider-clock@_0cJper_abe_x1_gfclk2_div@138ti,divider-clocko@_8cKtimer_sys_clk_div@144ti,divider-clock_DcOvideo1_dpll_clk_mux@168 ti,mux-clockD_hclvideo2_dpll_clk_mux@16c ti,mux-clockD_lcmwkupaon_iclk_mux@108 ti,mux-clock_cvgpio1_dbclk@1838ti,gate-clockP_8czdcan1_sys_clk_mux@1888 ti,mux-clockD_ctimer1_gfclk_mux@1840 ti,mux-clock,OPDEFGHQRST_@c{uart10_gfclk_mux@1880 ti,mux-clockVW_c|clockdomainsc}ipu1_rst@510ti,dra7-reset_NYfcipu2_rst@910ti,dra7-reset_ NYfcscm_conf@c000syscon_caxi@0 simple-busKQQ0 pcie@51000000 ti,dra7-pcie_Q Q L frc_dbicsti_confconfig.kpci0K0 00pNzApcie1 pcie-phy0`okay c~interrupt-controller9Ncpcie_ep@51000000ti,dra7-pcie-ep _Q(Q LQ(&fep_dbicsti_confep_dbics2addr_space .zApcie1 pcie-phy0  disabled caxi@1 simple-busKQQ00 disabledpcie@51800000 ti,dra7-pcie_Q Q L frc_dbicsti_confconfig.cdkpci0K0000pNzApcie2 pcie-phy0`interrupt-controller9Ncocmcram@40300000 mmio-sram_@0 K@0csram-hs@0ti,secure-ram_ocmcram@40400000 disabled mmio-sram_@@ K@@cocmcram@40500000 disabled mmio-sram_@P K@Pcbandgap@4a0021e00_J! J#, J#,J#txrxokayTa q odefaulths} fcmmc@480b4000ti,dra7-hsmmcti,omap4-hsmmc_H @ .QAmmc2=/0txrxokaya qodefaulthsddr_1_8v}fcmmc@480ad000ti,dra7-hsmmcti,omap4-hsmmc_H  .YAmmc3=MNtxrx disabledaАcmmc@480d1000ti,dra7-hsmmcti,omap4-hsmmc_H  .[Ammc4=9:txrx disableda qcmmu@40d01000ti,dra7-dsp-iommu_@ . Ammu0_dsp1, disabledcmmu@40d02000ti,dra7-dsp-iommu_@  . Ammu1_dsp1, disabledcmmu@58882000ti,dra7-iommu_X  . Ammu_ipu1@ disabledfcmmu@55082000ti,dra7-iommu_U  . Ammu_ipu2@ disabledfcregulator-abb-mpu ti,abb-v3tabb_mpuV2g(_J}J}J`J; JXDfsetup-addresscontrol-addressint-addressefuse-addressldo-addresswH,@vcregulator-abb-ivahd ti,abb-v3 tabb_ivahdV2g(_J~4J~$J`J% J$pDfsetup-addresscontrol-addressint-addressefuse-addressldo-addressw@H0cregulator-abb-dspeve ti,abb-v3 tabb_dspeveV2g(_J~0J~ J`J% J$lDfsetup-addresscontrol-addressint-addressefuse-addressldo-addressw H0cregulator-abb-gpu ti,abb-v3tabb_gpuV2g(_J}J}J`J; JTDfsetup-addresscontrol-addressint-addressefuse-addressldo-addresswHvcspi@48098000ti,omap4-mcspi_H  .<Amcspi1@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3 disabledcspi@4809a000ti,omap4-mcspi_H  .=Amcspi2 +,-.tx0rx0tx1rx1 disabledcspi@480b8000ti,omap4-mcspi_H  .VAmcspi3tx0rx0 disabledcspi@480ba000ti,omap4-mcspi_H  .+Amcspi4FGtx0rx0 disabledcqspi@4b300000ti,dra7xxx-qspi_K0\fqspi_baseqspi_mmapXAqspifck .W disabledfcm25p80@0jedec,spi-norfocp2scp@4a090000ti,omap-ocp2scpsimple-busK_J  Aocp2scp3phy@4A096000ti,phy-pipe3-sata_J `J ddJ h@fphy_rxphy_txpll_ctrltsysclkrefclk cpciephy@4a094000ti,phy-pipe3-pcie_J @J Ddfphy_rxphy_tx XY];dpll_refdpll_ref_m2wkupclkrefclkdiv-clkphy-divsysclk cpciephy@4a095000ti,phy-pipe3-pcie_J PJ Tdfphy_rxphy_tx  XY];dpll_refdpll_ref_m2wkupclkrefclkdiv-clkphy-divsysclk  disabledcsata@4a141100snps,dwc-ahci_JJ .1 sata-phyAsata okaycrtc@48838000ti,am3352-rtc_H.ArtcssPcocp2scp@4a080000ti,omap-ocp2scpsimple-busK_J  Aocp2scp1fphy@4a084000ti,dra7x-usb2ti,omap-usb2_J@wkupclkrefclk  2cphy@4a085000 ti,dra7x-usb2-phy2ti,omap-usb2_JPtwkupclkrefclk  2cphy@4a084400 ti,omap-usb3_JDJHdJL@fphy_rxphy_txpll_ctrlp wkupclksysclkrefclk comap_dwc3_1@48880000ti,dwc3 Ausb_otg_ss1_H .H =Kcusb@48890000 snps,dwc3_Hp$.GGH@peripheralhostotgusb2-phyusb3-phy Gsuper-speed Uhost ] vcomap_dwc3_2@488c0000ti,dwc3 Ausb_otg_ss2_H .W =K cusb@488d0000 snps,dwc3_Hp$.IIW@peripheralhostotg usb2-phy Ghigh-speed Uperipheral ] vcomap_dwc3_3@48900000ti,dwc3 Ausb_otg_ss3_H .X =K disabledcusb@48910000 snps,dwc3_Hp$.XXX@peripheralhostotg Ghigh-speed Uotg ] vcelm@48078000ti,am3352-elm_H .Aelm disabledcgpmc@50000000ti,am3352-gpmcAgpmc_P| . rxtx  9NYi disabledcatl@4843c000 ti,dra7-atl_HCAatl CBA@fck disabledcmcasp@48460000ti,dra7-mcasp-audioAmcasp1_HF Efmpudat.hg@txrxtxrx fckahclkxahclkr disabledcmcasp@48464000ti,dra7-mcasp-audioAmcasp2_HF@ Efmpudat.@txrxtxrx fckahclkxahclkr disabledcmcasp@48468000ti,dra7-mcasp-audioAmcasp3_HF Ffmpudat.@txrxtxrx fckahclkxokayD     cmcasp@4846c000ti,dra7-mcasp-audioAmcasp4_HF HC`fmpudat.@txrxtxrx fckahclkx disabledcmcasp@48470000ti,dra7-mcasp-audioAmcasp5_HG HCfmpudat.@txrxtxrx fckahclkx disabledcmcasp@48474000ti,dra7-mcasp-audioAmcasp6_HG@ HDfmpudat.@txrxtxrx fckahclkx disabledcmcasp@48478000ti,dra7-mcasp-audioAmcasp7_HG HEfmpudat.@txrxtxrx fckahclkx disabledcmcasp@4847c000ti,dra7-mcasp-audioAmcasp8_HG HE@fmpudat.@txrxtxrx fckahclkx disabledccrossbar@4a002a48ti,irq-crossbar_J*H09&N    * ;  Hcethernet@48484000ti,dra7-cpswti,cpswAgmac fckcpts Y h t     xL _HH@HHR. 0.NOPQKokay cmdio@48485000ti,cpsw-mdioti,davinci_mdio Adavinci_mdio B@_HHPcethernet-phy@1_cethernet-phy@2_ dcslave@48480200   rgmii cslave@48480300   rgmii ccpsw-phy-sel@4a002554ti,dra7xx-cpsw-phy-sel_J%T fgmii-selccan@481cc000ti,dra7-d_canAdcan1_J  X . disabledccan@481d0000ti,dra7-d_canAdcan2_HH  X . disabledcdss@58000000 ti,dra7-dssokay Adss_core +8K(_XX@TXC XTX (fdsspll1_clkctrlpll1pll2_clkctrlpll2 fckvideo1_clkvideo2_clk ;cdispc@58001000ti,dra7-dispc_X . Adss_dispcfck M4encoder@58060000 ti,dra7-hdmi _XXXXfwppllphycore .`okay Adss_hdmi fcksys_clk Xcportendpoint dcepwmss@4843e000 ti,dra746-pwmssti,am33xx-pwmss_HC0Aepwmss0 disabledKcpwm@4843e200"ti,dra746-ehrpwmti,am3352-ehrpwm t_HC  tbclkfck disabledcecap@4843e100ti,dra746-ecapti,am3352-ecap t_HC fck disabledcepwmss@48440000 ti,dra746-pwmssti,am33xx-pwmss_HD0Aepwmss1 disabledKcpwm@48440200"ti,dra746-ehrpwmti,am3352-ehrpwm t_HD  tbclkfck disabledcecap@48440100ti,dra746-ecapti,am3352-ecap t_HD fck disabledcepwmss@48442000 ti,dra746-pwmssti,am33xx-pwmss_HD 0Aepwmss2 disabledKcpwm@48442200"ti,dra746-ehrpwmti,am3352-ehrpwm t_HD"  tbclkfck disabledcecap@48442100ti,dra746-ecapti,am3352-ecap t_HD! fck disabledcaes@4b500000 ti,omap4-aesAaes1_KP .Pontxrx fckcaes@4b700000 ti,omap4-aesAaes2_Kp .;rqtxrx fckcdes@480a5000 ti,omap4-desAdes_H P .Muttxrx fckcsham@53100000ti,omap5-shamAsham_K .. wrx fckcrng@48090000 ti,omap4-rngArng_H  ./ fckcipu@58820000 ti,dra7-ipu_Xfl2ramAipu1R  JU   okay  fcipu@55020000 ti,dra7-ipu_Ufl2ramAipu2R  J   okay  fcdsp_system@41500000syscon_APcomap_dwc3_4@48940000ti,dwc3 Ausb_otg_ss4_H .Z =K disabledcusb@48950000 snps,dwc3_Hp$.YYZ@peripheralhostotg Ghigh-speed Uotgcmmu@41501000ti,dra7-dsp-iommu_AP . Ammu0_dsp2, disabledcmmu@41502000ti,dra7-dsp-iommu_AP  . Ammu1_dsp2, disabledcthermal-zonesccpu_thermal    ctripsccpu_alert 8 rpassivec cpu_crit _  rcriticalc cpu_alert1 P ractivec cooling-mapsc map0   % map1   % gpu_thermal    c tripsgpu_crit _  rcriticalc core_thermal    c tripscore_crit _  rcriticalcdspeve_thermal    ctripsdspeve_crit _  rcriticalciva_thermal    ctripsiva_crit _  rcriticalcboard_thermal    ctripscboard_alert @ ractivecboard_crit (  rcriticalccooling-mapscmap0  % pmuarm,cortex-a15-pmu&.memory@0kmemory_fixedregulator-vdd_3v3regulator-fixedtvdd_3v3 42Z2Zcfixedregulator-aic_dvddregulator-fixedtaic_dvdd_fixed 4w@w@cfixedregulator-vttregulator-fixed tvtt_fixed 42Z2Z`t ?  cleds gpio-ledsled0 Rbeagle-x15:usr0   Xheartbeat noffled1 Rbeagle-x15:usr1  Xcpu0 noffled2 Rbeagle-x15:usr2  Xmmc0 noffled3 Rbeagle-x15:usr3  Xdisk-activity noffgpio_fan gpio-fan  |2c connectorhdmi-connector Rhdmiracportendpoint dcencoder ti,tpd12s015$  cportsport@0_endpoint dcport@1_endpoint dcsound0simple-audio-card BeagleBoard-X15 LineLine OutLineLine In: Line OutLLOUTLine OutRLOUTMIC2LLine InMIC2RLine In dsp_b   4csimple-audio-card,cpu Ysimple-audio-card,codec Ycfs_loader@0 cu-boot,fs-loader wcreserved-memoryKfipu2-memory@95800000shared-dma-pool_ okayfcipu1-memory@9d000000shared-dma-pool_ okayfcipu1-pgtbl@95700000_p fcipu2-pgtbl@95740000_t fc__symbols__ /interrupt-controller@48211000 /interrupt-controller@48281000 /cpus/cpu@0 /opp-table /ocp/l4@4a000000 /ocp/l4@4a000000/scm@2000% /ocp/l4@4a000000/scm@2000/scm_conf@09 /ocp/l4@4a000000/scm@2000/scm_conf@0/pbias_regulator@e00I /ocp/l4@4a000000/scm@2000/scm_conf@0/pbias_regulator@e00/pbias_mmc_omap5, /ocp/l4@4a000000/scm@2000/scm_conf@0/clocks@ /ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/dss_deshdcp_clk@558>/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/ehrpwm0_tbclk@558>/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/ehrpwm1_tbclk@558>#/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/ehrpwm2_tbclk@55871/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/sys_32k_ck&/ocp/l4@4a000000/cm_core_aon@5000/clocks/sys_clk32_crystal_ck=/ocp/l4@4a000000/cm_core_aon@5000/clocks/sys_clk32_pseudo_ck:/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_12000000_ck:!/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_13000000_ck:2/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_16800000_ck:C/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_19200000_ck:T/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_20000000_ck:e/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_26000000_ck:v/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_27000000_ck:/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_38400000_ck4/ocp/l4@4a000000/cm_core_aon@5000/clocks/sys_clkin2:/ocp/l4@4a000000/cm_core_aon@5000/clocks/usb_otg_clkin_ck9/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_clkin_ck</ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_m2_clkin_ck9/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_clkin_ck</ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_m2_clkin_ck9/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_ck@1e08/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_x2_ck>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_m2x2_ck@1f05&/ocp/l4@4a000000/cm_core_aon@5000/clocks/abe_clk@108<./ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_m2_ck@1f0>=/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_m3x2_ck@1f4?N/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_byp_mux@12c:`/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_ck@1209m/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_x2_ck@}/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h12x2_ck@13c=/ocp/l4@4a000000/cm_core_aon@5000/clocks/mpu_dpll_hs_clk_div9/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_mpu_ck@160</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_mpu_m2_ck@1706/ocp/l4@4a000000/cm_core_aon@5000/clocks/mpu_dclk_div=/ocp/l4@4a000000/cm_core_aon@5000/clocks/dsp_dpll_hs_clk_div>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_byp_mux@2409/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_ck@234</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_m2_ck@244= /ocp/l4@4a000000/cm_core_aon@5000/clocks/iva_dpll_hs_clk_div> /ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_iva_byp_mux@1ac91/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_iva_ck@1a0<=/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_iva_m2_ck@1b02L/ocp/l4@4a000000/cm_core_aon@5000/clocks/iva_dclk>U/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gpu_byp_mux@2e49f/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gpu_ck@2d8<r/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gpu_m2_ck@2e8=/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_m2_ck@130@/ocp/l4@4a000000/cm_core_aon@5000/clocks/core_dpll_out_dclk_div>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_byp_mux@21c9/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_ck@210</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_m2_ck@220?/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_byp_mux@2b4:/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_ck@2a8=/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_m2_ck@2b89/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_dclk_div9/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_dclk_div7#/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_dclk_div=1/ocp/l4@4a000000/cm_core_aon@5000/clocks/per_dpll_hs_clk_div=E/ocp/l4@4a000000/cm_core_aon@5000/clocks/usb_dpll_hs_clk_div=Y/ocp/l4@4a000000/cm_core_aon@5000/clocks/eve_dpll_hs_clk_div>m/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_eve_byp_mux@2909~/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_eve_ck@284</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_eve_m2_ck@2946/ocp/l4@4a000000/cm_core_aon@5000/clocks/eve_dclk_div@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h13x2_ck@140@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h14x2_ck@144@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h22x2_ck@154@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h23x2_ck@158@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h24x2_ck@15c8/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_x2_ck?/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_h11x2_ck@2288&/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_x2_ck>5/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_m3x2_ck@2489F/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_x2_ck@V/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_h11x2_ck@2c0@i/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_h12x2_ck@2c4@|/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_h13x2_ck@2c8?/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_m3x2_ck@2bc8/ocp/l4@4a000000/cm_core_aon@5000/clocks/gmii_m_clk_div7/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_clk2_div6/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_div_clk9/ocp/l4@4a000000/cm_core_aon@5000/clocks/l3_iclk_div@1009/ocp/l4@4a000000/cm_core_aon@5000/clocks/l4_root_clk_div9/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_clk2_div8/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_div_clk9/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_clk2_div8/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_div_clk<%/ocp/l4@4a000000/cm_core_aon@5000/clocks/ipu1_gfclk_mux@520?4/ocp/l4@4a000000/cm_core_aon@5000/clocks/mcasp1_ahclkr_mux@550?F/ocp/l4@4a000000/cm_core_aon@5000/clocks/mcasp1_ahclkx_mux@550BX/ocp/l4@4a000000/cm_core_aon@5000/clocks/mcasp1_aux_gfclk_mux@550>m/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer5_gfclk_mux@558>~/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer6_gfclk_mux@560>/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer7_gfclk_mux@568>/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer8_gfclk_mux@570=/ocp/l4@4a000000/cm_core_aon@5000/clocks/uart6_gfclk_mux@5802/ocp/l4@4a000000/cm_core_aon@5000/clocks/dummy_ck//ocp/l4@4a000000/cm_core_aon@5000/clockdomains/ocp/l4@4a000000/cm_core@8000%/ocp/l4@4a000000/cm_core@8000/clocks:/ocp/l4@4a000000/cm_core@8000/clocks/dpll_pcie_ref_ck@200@ /ocp/l4@4a000000/cm_core@8000/clocks/dpll_pcie_ref_m2ldo_ck@210C"/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_in_clk_mux@4ae0611867/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_ck@21cED/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy1_32khz@4a0093b0E[/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy2_32khz@4a0093b8Br/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy_div@4a00821cC/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy1_clk@4a0093b0C/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy2_clk@4a0093b8G/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy1_div_clk@4a0093b0G/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy2_div_clk@4a0093b89/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_clkvcoldo=/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_clkvcoldo_div5/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_m2_ck:/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_byp_mux@14c5//ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_ck@1408;/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_m2_ck@150;J/ocp/l4@4a000000/cm_core@8000/clocks/func_96m_aon_dclk_div:`/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_byp_mux@18c5q/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_ck@1808}/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_m2_ck@190=/ocp/l4@4a000000/cm_core@8000/clocks/dpll_pcie_ref_m2_ck@2104/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_x2_ck;/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h11x2_ck@158;/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h12x2_ck@15c;/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h13x2_ck@160;/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h14x2_ck@164:/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_m2x2_ck@1508/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_clkdcoldo3/ocp/l4@4a000000/cm_core@8000/clocks/func_128m_clk3)/ocp/l4@4a000000/cm_core@8000/clocks/func_12m_fclk27/ocp/l4@4a000000/cm_core@8000/clocks/func_24m_clk3D/ocp/l4@4a000000/cm_core@8000/clocks/func_48m_fclk3R/ocp/l4@4a000000/cm_core@8000/clocks/func_96m_fclk9`/ocp/l4@4a000000/cm_core@8000/clocks/l3init_60m_fclk@1045p/ocp/l4@4a000000/cm_core@8000/clocks/clkout2_clk@6b0;|/ocp/l4@4a000000/cm_core@8000/clocks/l3init_960m_gfclk@6c08/ocp/l4@4a000000/cm_core@8000/clocks/dss_32khz_clk@11208/ocp/l4@4a000000/cm_core@8000/clocks/dss_48mhz_clk@11206/ocp/l4@4a000000/cm_core@8000/clocks/dss_dss_clk@11207/ocp/l4@4a000000/cm_core@8000/clocks/dss_hdmi_clk@11209/ocp/l4@4a000000/cm_core@8000/clocks/dss_video1_clk@11209/ocp/l4@4a000000/cm_core@8000/clocks/dss_video2_clk@11206/ocp/l4@4a000000/cm_core@8000/clocks/gpio2_dbclk@17606/ocp/l4@4a000000/cm_core@8000/clocks/gpio3_dbclk@17686/ocp/l4@4a000000/cm_core@8000/clocks/gpio4_dbclk@17706/ocp/l4@4a000000/cm_core@8000/clocks/gpio5_dbclk@17786/ocp/l4@4a000000/cm_core@8000/clocks/gpio6_dbclk@17806/ocp/l4@4a000000/cm_core@8000/clocks/gpio7_dbclk@18106)/ocp/l4@4a000000/cm_core@8000/clocks/gpio8_dbclk@181865/ocp/l4@4a000000/cm_core@8000/clocks/mmc1_clk32k@13286A/ocp/l4@4a000000/cm_core@8000/clocks/mmc2_clk32k@13306M/ocp/l4@4a000000/cm_core@8000/clocks/mmc3_clk32k@18206Y/ocp/l4@4a000000/cm_core@8000/clocks/mmc4_clk32k@18287e/ocp/l4@4a000000/cm_core@8000/clocks/sata_ref_clk@1388Ar/ocp/l4@4a000000/cm_core@8000/clocks/usb_otg_ss1_refclk960m@13f0A/ocp/l4@4a000000/cm_core@8000/clocks/usb_otg_ss2_refclk960m@1340C/ocp/l4@4a000000/cm_core@8000/clocks/usb_phy1_always_on_clk32k@640C/ocp/l4@4a000000/cm_core@8000/clocks/usb_phy2_always_on_clk32k@688C/ocp/l4@4a000000/cm_core@8000/clocks/usb_phy3_always_on_clk32k@698:/ocp/l4@4a000000/cm_core@8000/clocks/atl_dpll_clk_mux@c007/ocp/l4@4a000000/cm_core@8000/clocks/atl_gfclk_mux@c00= /ocp/l4@4a000000/cm_core@8000/clocks/rmii_50mhz_clk_mux@13d0; /ocp/l4@4a000000/cm_core@8000/clocks/gmac_rft_clk_mux@13d0<1/ocp/l4@4a000000/cm_core@8000/clocks/gpu_core_gclk_mux@1220;C/ocp/l4@4a000000/cm_core@8000/clocks/gpu_hyd_gclk_mux@1220=T/ocp/l4@4a000000/cm_core@8000/clocks/l3instr_ts_gclk_div@e50<h/ocp/l4@4a000000/cm_core@8000/clocks/mcasp2_ahclkr_mux@1860<z/ocp/l4@4a000000/cm_core@8000/clocks/mcasp2_ahclkx_mux@1860?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp2_aux_gfclk_mux@1860</ocp/l4@4a000000/cm_core@8000/clocks/mcasp3_ahclkx_mux@1868?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp3_aux_gfclk_mux@1868</ocp/l4@4a000000/cm_core@8000/clocks/mcasp4_ahclkx_mux@1898?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp4_aux_gfclk_mux@1898</ocp/l4@4a000000/cm_core@8000/clocks/mcasp5_ahclkx_mux@1878?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp5_aux_gfclk_mux@1878</ocp/l4@4a000000/cm_core@8000/clocks/mcasp6_ahclkx_mux@1904?(/ocp/l4@4a000000/cm_core@8000/clocks/mcasp6_aux_gfclk_mux@1904<=/ocp/l4@4a000000/cm_core@8000/clocks/mcasp7_ahclkx_mux@1908?O/ocp/l4@4a000000/cm_core@8000/clocks/mcasp7_aux_gfclk_mux@1908<d/ocp/l4@4a000000/cm_core@8000/clocks/mcasp8_ahclkx_mux@1890?v/ocp/l4@4a000000/cm_core@8000/clocks/mcasp8_aux_gfclk_mux@18908/ocp/l4@4a000000/cm_core@8000/clocks/mmc1_fclk_mux@13288/ocp/l4@4a000000/cm_core@8000/clocks/mmc1_fclk_div@13288/ocp/l4@4a000000/cm_core@8000/clocks/mmc2_fclk_mux@13308/ocp/l4@4a000000/cm_core@8000/clocks/mmc2_fclk_div@13309/ocp/l4@4a000000/cm_core@8000/clocks/mmc3_gfclk_mux@18209/ocp/l4@4a000000/cm_core@8000/clocks/mmc3_gfclk_div@18209/ocp/l4@4a000000/cm_core@8000/clocks/mmc4_gfclk_mux@18289/ocp/l4@4a000000/cm_core@8000/clocks/mmc4_gfclk_div@18289/ocp/l4@4a000000/cm_core@8000/clocks/qspi_gfclk_mux@18389/ocp/l4@4a000000/cm_core@8000/clocks/qspi_gfclk_div@1838</ocp/l4@4a000000/cm_core@8000/clocks/timer10_gfclk_mux@1728<//ocp/l4@4a000000/cm_core@8000/clocks/timer11_gfclk_mux@1730<A/ocp/l4@4a000000/cm_core@8000/clocks/timer13_gfclk_mux@17c8<S/ocp/l4@4a000000/cm_core@8000/clocks/timer14_gfclk_mux@17d0<e/ocp/l4@4a000000/cm_core@8000/clocks/timer15_gfclk_mux@17d8<w/ocp/l4@4a000000/cm_core@8000/clocks/timer16_gfclk_mux@1830;/ocp/l4@4a000000/cm_core@8000/clocks/timer2_gfclk_mux@1738;/ocp/l4@4a000000/cm_core@8000/clocks/timer3_gfclk_mux@1740;/ocp/l4@4a000000/cm_core@8000/clocks/timer4_gfclk_mux@1748;/ocp/l4@4a000000/cm_core@8000/clocks/timer9_gfclk_mux@1750:/ocp/l4@4a000000/cm_core@8000/clocks/uart1_gfclk_mux@1840:/ocp/l4@4a000000/cm_core@8000/clocks/uart2_gfclk_mux@1848:/ocp/l4@4a000000/cm_core@8000/clocks/uart3_gfclk_mux@1850:/ocp/l4@4a000000/cm_core@8000/clocks/uart4_gfclk_mux@1858: /ocp/l4@4a000000/cm_core@8000/clocks/uart5_gfclk_mux@1870:/ocp/l4@4a000000/cm_core@8000/clocks/uart7_gfclk_mux@18d0:-/ocp/l4@4a000000/cm_core@8000/clocks/uart8_gfclk_mux@18e0:=/ocp/l4@4a000000/cm_core@8000/clocks/uart9_gfclk_mux@18e88M/ocp/l4@4a000000/cm_core@8000/clocks/vip1_gclk_mux@10208[/ocp/l4@4a000000/cm_core@8000/clocks/vip2_gclk_mux@10288i/ocp/l4@4a000000/cm_core@8000/clocks/vip3_gclk_mux@1030+w/ocp/l4@4a000000/cm_core@8000/clockdomains9/ocp/l4@4a000000/cm_core@8000/clockdomains/coreaon_clkdm/ocp/l4@4ae00000/ocp/l4@4ae00000/counter@4000/ocp/l4@4ae00000/prm@6000!/ocp/l4@4ae00000/prm@6000/clocks0/ocp/l4@4ae00000/prm@6000/clocks/sys_clkin1@110:/ocp/l4@4ae00000/prm@6000/clocks/abe_dpll_sys_clk_mux@118=/ocp/l4@4ae00000/prm@6000/clocks/abe_dpll_bypass_clk_mux@1146/ocp/l4@4ae00000/prm@6000/clocks/abe_dpll_clk_mux@10c2/ocp/l4@4ae00000/prm@6000/clocks/abe_24m_fclk@11c//ocp/l4@4ae00000/prm@6000/clocks/aess_fclk@1783/ocp/l4@4ae00000/prm@6000/clocks/abe_giclk_div@1744*/ocp/l4@4ae00000/prm@6000/clocks/abe_lp_clk_div@1d859/ocp/l4@4ae00000/prm@6000/clocks/abe_sys_clk_div@1203I/ocp/l4@4ae00000/prm@6000/clocks/adc_gfclk_mux@1dc7W/ocp/l4@4ae00000/prm@6000/clocks/sys_clk1_dclk_div@1c87i/ocp/l4@4ae00000/prm@6000/clocks/sys_clk2_dclk_div@1cc9{/ocp/l4@4ae00000/prm@6000/clocks/per_abe_x1_dclk_div@1bc2/ocp/l4@4ae00000/prm@6000/clocks/dsp_gclk_div@18c./ocp/l4@4ae00000/prm@6000/clocks/gpu_dclk@1a07/ocp/l4@4ae00000/prm@6000/clocks/emif_phy_dclk_div@1908/ocp/l4@4ae00000/prm@6000/clocks/gmac_250m_dclk_div@19c//ocp/l4@4ae00000/prm@6000/clocks/gmac_main_clk:/ocp/l4@4ae00000/prm@6000/clocks/l3init_480m_dclk_div@1ac6/ocp/l4@4ae00000/prm@6000/clocks/usb_otg_dclk_div@1843/ocp/l4@4ae00000/prm@6000/clocks/sata_dclk_div@1c04 /ocp/l4@4ae00000/prm@6000/clocks/pcie2_dclk_div@1b83 /ocp/l4@4ae00000/prm@6000/clocks/pcie_dclk_div@1b42 )/ocp/l4@4ae00000/prm@6000/clocks/emu_dclk_div@1949 6/ocp/l4@4ae00000/prm@6000/clocks/secure_32k_dclk_div@1c48 J/ocp/l4@4ae00000/prm@6000/clocks/clkoutmux0_clk_mux@1588 ]/ocp/l4@4ae00000/prm@6000/clocks/clkoutmux1_clk_mux@15c8 p/ocp/l4@4ae00000/prm@6000/clocks/clkoutmux2_clk_mux@1609 /ocp/l4@4ae00000/prm@6000/clocks/custefuse_sys_gfclk_div- /ocp/l4@4ae00000/prm@6000/clocks/eve_clk@1807 /ocp/l4@4ae00000/prm@6000/clocks/hdmi_dpll_clk_mux@164- /ocp/l4@4ae00000/prm@6000/clocks/mlb_clk@134. /ocp/l4@4ae00000/prm@6000/clocks/mlbp_clk@130; /ocp/l4@4ae00000/prm@6000/clocks/per_abe_x1_gfclk2_div@1387 /ocp/l4@4ae00000/prm@6000/clocks/timer_sys_clk_div@1449 /ocp/l4@4ae00000/prm@6000/clocks/video1_dpll_clk_mux@1689!/ocp/l4@4ae00000/prm@6000/clocks/video2_dpll_clk_mux@16c6!/ocp/l4@4ae00000/prm@6000/clocks/wkupaon_iclk_mux@1082!'/ocp/l4@4ae00000/prm@6000/clocks/gpio1_dbclk@18388!3/ocp/l4@4ae00000/prm@6000/clocks/dcan1_sys_clk_mux@18887!E/ocp/l4@4ae00000/prm@6000/clocks/timer1_gfclk_mux@18407!V/ocp/l4@4ae00000/prm@6000/clocks/uart10_gfclk_mux@1880'!g/ocp/l4@4ae00000/prm@6000/clockdomains'!x/ocp/l4@4ae00000/prm@6000/ipu1_rst@510'!/ocp/l4@4ae00000/prm@6000/ipu2_rst@910!/ocp/l4@4ae00000/scm_conf@c000!/ocp/axi@0/pcie@51000000.!/ocp/axi@0/pcie@51000000/interrupt-controller!/ocp/axi@0/pcie_ep@51000000.!/ocp/axi@1/pcie@51800000/interrupt-controller!/ocp/ocmcram@40300000!/ocp/ocmcram@40400000!/ocp/ocmcram@40500000!/ocp/bandgap@4a0021e0!/ocp/dsp_system@40d00000!/ocp/padconf@4844a0002!/ocp/padconf@4844a000/mmc1_iodelay_ddr_rev11_conf4"/ocp/padconf@4844a000/mmc1_iodelay_ddr50_rev20_conf5"4/ocp/padconf@4844a000/mmc1_iodelay_sdr104_rev11_conf5"S/ocp/padconf@4844a000/mmc1_iodelay_sdr104_rev20_conf4"r/ocp/padconf@4844a000/mmc2_iodelay_hs200_rev11_conf4"/ocp/padconf@4844a000/mmc2_iodelay_hs200_rev20_conf7"/ocp/padconf@4844a000/mmc2_iodelay_ddr_3_3v_rev11_conf7"/ocp/padconf@4844a000/mmc2_iodelay_ddr_1_8v_rev11_conf0"/ocp/padconf@4844a000/mmc3_iodelay_manual1_conf0#/ocp/padconf@4844a000/mmc3_iodelay_manual1_conf1#0/ocp/padconf@4844a000/mmc4_iodelay_ds_rev11_conf1#K/ocp/padconf@4844a000/mmc4_iodelay_ds_rev20_conf=#f/ocp/padconf@4844a000/mmc4_iodelay_sdr12_hs_sdr25_rev11_conf=#/ocp/padconf@4844a000/mmc4_iodelay_sdr12_hs_sdr25_rev20_conf#/ocp/dma-controller@4a056000#/ocp/edma@43300000#/ocp/tptc@43400000#/ocp/tptc@43500000#/ocp/gpio@4ae10000#/ocp/gpio@48055000#/ocp/gpio@48057000#/ocp/gpio@48059000#/ocp/gpio@4805b000#/ocp/gpio@4805d000#/ocp/gpio@48051000#/ocp/gpio@48053000$/ocp/serial@4806a000$ /ocp/serial@4806c000$/ocp/serial@48020000$/ocp/serial@4806e000$/ocp/serial@48066000$"/ocp/serial@48068000$(/ocp/serial@48420000$./ocp/serial@48422000$4/ocp/serial@48424000$:/ocp/serial@4ae2b000$A/ocp/mailbox@4a0f4000$J/ocp/mailbox@4883a000$S/ocp/mailbox@4883c000$\/ocp/mailbox@4883e000$e/ocp/mailbox@48840000&$n/ocp/mailbox@48840000/mbox_ipu1_ipc3x&$~/ocp/mailbox@48840000/mbox_dsp1_ipc3x$/ocp/mailbox@48842000&$/ocp/mailbox@48842000/mbox_ipu2_ipc3x&$/ocp/mailbox@48842000/mbox_dsp2_ipc3x$/ocp/mailbox@48844000$/ocp/mailbox@48846000$/ocp/mailbox@4885e000$/ocp/mailbox@48860000$/ocp/mailbox@48862000$/ocp/mailbox@48864000$/ocp/mailbox@48802000$/ocp/timer@4ae18000%/ocp/timer@48032000%/ocp/timer@48034000%/ocp/timer@48036000%/ocp/timer@48820000%/ocp/timer@48822000%$/ocp/timer@48824000%+/ocp/timer@48826000%2/ocp/timer@4803e000%9/ocp/timer@48086000%A/ocp/timer@48088000%I/ocp/timer@4ae20000%Q/ocp/timer@48828000%Y/ocp/timer@4882a000%a/ocp/timer@4882c000%i/ocp/timer@4882e000%q/ocp/wdt@4ae14000%v/ocp/spinlock@4a0f6000i/ocp/i2c@48070000%/ocp/i2c@48070000/tps659038@58@%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps12?%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps3@%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps45?%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps6?%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps8>%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo1>%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo2>%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo3>%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo4>%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo9?%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldoln@%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldousb@&/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/regen1-&/ocp/i2c@48070000/tps659038@58/tps659038_rtc4&/ocp/i2c@48070000/tps659038@58/tps659038_pwr_button.&+/ocp/i2c@48070000/tps659038@58/tps659038_gpio-&:/ocp/i2c@48070000/tps659038@58/tps659038_usb&F/ocp/i2c@48070000/tmp102@48#&M/ocp/i2c@48070000/tlv320aic3104@18&[/ocp/i2c@48070000/eeprom@50n/ocp/i2c@48072000s/ocp/i2c@48060000&b/ocp/i2c@48060000/rtc@6fx/ocp/i2c@4807a000&j/ocp/i2c@4807c000&o/ocp/mmc@4809c000&t/ocp/mmc@480b4000&y/ocp/mmc@480ad000&~/ocp/mmc@480d1000&/ocp/mmu@40d01000&/ocp/mmu@40d02000&/ocp/mmu@58882000&/ocp/mmu@55082000&/ocp/regulator-abb-mpu&/ocp/regulator-abb-ivahd&/ocp/regulator-abb-dspeve&/ocp/regulator-abb-gpu&/ocp/spi@48098000&/ocp/spi@4809a000&/ocp/spi@480b8000&/ocp/spi@480ba000&/ocp/qspi@4b300000#&/ocp/ocp2scp@4a090000/phy@4A096000'&/ocp/ocp2scp@4a090000/pciephy@4a094000''/ocp/ocp2scp@4a090000/pciephy@4a095000' /ocp/sata@4a141100&/ocp/rtc@48838000#'/ocp/ocp2scp@4a080000/phy@4a084000#'/ocp/ocp2scp@4a080000/phy@4a085000#'%/ocp/ocp2scp@4a080000/phy@4a084400'//ocp/omap_dwc3_1@48880000')/ocp/omap_dwc3_1@48880000/usb@48890000';/ocp/omap_dwc3_2@488c0000'&A/ocp/omap_dwc3_2@488c0000/usb@488d0000'G/ocp/omap_dwc3_3@48900000''S/ocp/omap_dwc3_3@48900000/usb@48910000'X/ocp/elm@48078000'\/ocp/gpmc@50000000'a/ocp/atl@4843c000'e/ocp/mcasp@48460000'l/ocp/mcasp@48464000's/ocp/mcasp@48468000'z/ocp/mcasp@4846c000'/ocp/mcasp@48470000'/ocp/mcasp@48474000'/ocp/mcasp@48478000'/ocp/mcasp@4847c000'/ocp/crossbar@4a002a48 /ocp/ethernet@48484000%'/ocp/ethernet@48484000/mdio@484850004'/ocp/ethernet@48484000/mdio@48485000/ethernet-phy@14'/ocp/ethernet@48484000/mdio@48485000/ethernet-phy@2&'/ocp/ethernet@48484000/slave@48480200&'/ocp/ethernet@48484000/slave@48480300-'/ocp/ethernet@48484000/cpsw-phy-sel@4a002554'/ocp/can@481cc000'/ocp/can@481d0000'/ocp/dss@58000000#'/ocp/dss@58000000/encoder@580600001'/ocp/dss@58000000/encoder@58060000/port/endpoint'/ocp/epwmss@4843e000"(/ocp/epwmss@4843e000/pwm@4843e200#(/ocp/epwmss@4843e000/ecap@4843e100(/ocp/epwmss@48440000"(/ocp/epwmss@48440000/pwm@48440200#(/ocp/epwmss@48440000/ecap@48440100($/ocp/epwmss@48442000"(,/ocp/epwmss@48442000/pwm@48442200#(4/ocp/epwmss@48442000/ecap@48442100(:/ocp/aes@4b500000(?/ocp/aes@4b700000(D/ocp/des@480a5000(H/ocp/sham@53100000(M/ocp/rng@48090000&/ocp/ipu@58820000&/ocp/ipu@55020000(Q/ocp/dsp_system@41500000(]/ocp/omap_dwc3_4@48940000'(i/ocp/omap_dwc3_4@48940000/usb@48950000(n/ocp/mmu@41501000(x/ocp/mmu@41502000(/thermal-zones(/thermal-zones/cpu_thermal!(/thermal-zones/cpu_thermal/trips+(/thermal-zones/cpu_thermal/trips/cpu_alert*(/thermal-zones/cpu_thermal/trips/cpu_crit,(/thermal-zones/cpu_thermal/trips/cpu_alert1((/thermal-zones/cpu_thermal/cooling-maps(/thermal-zones/gpu_thermal*(/thermal-zones/gpu_thermal/trips/gpu_crit(/thermal-zones/core_thermal,(/thermal-zones/core_thermal/trips/core_crit)/thermal-zones/dspeve_thermal0)/thermal-zones/dspeve_thermal/trips/dspeve_crit)/thermal-zones/iva_thermal*))/thermal-zones/iva_thermal/trips/iva_crit)2/thermal-zones/board_thermal#)@/thermal-zones/board_thermal/trips/)L/thermal-zones/board_thermal/trips/board_alert.)Y/thermal-zones/board_thermal/trips/board_crit*)d/thermal-zones/board_thermal/cooling-maps)w/fixedregulator-vdd_3v3)/fixedregulator-aic_dvdd)/fixedregulator-vtt )/gpio_fan )/connector)/connector/port/endpoint )/encoder)/encoder/ports/port@0/endpoint)/encoder/ports/port@1/endpoint)/sound0 )/sound0/simple-audio-card,codec )/fs_loader@0&)/reserved-memory/ipu2-memory@95800000&* /reserved-memory/ipu1-memory@9d000000%*/reserved-memory/ipu1-pgtbl@95700000%*)/reserved-memory/ipu2-pgtbl@95740000 #address-cells#size-cellscompatibleinterrupt-parentmodelstdout-pathtick-timerfirmware-loaderi2c0i2c1i2c2i2c3i2c4serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9ethernet0ethernet1d_can0d_can1spi0remoteproc0remoteproc1rtc0rtc1rtc2display0usb0usb1interruptsinterrupt-controller#interrupt-cellsregphandledevice_typeoperating-points-v2clocksclock-namesclock-latencycooling-min-levelcooling-max-level#cooling-cellscpu0-supplyvoltage-tolerancesysconopp-sharedopp-hzopp-microvoltopp-supported-hwopp-suspendti,hwmodsrangesinterrupts-extendedu-boot,dm-splregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shift#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pins#syscon-cells#dma-cellsdma-requeststi,dma-safe-mapdma-mastersclock-frequencyclock-multclock-divti,max-divti,autoidle-shiftti,index-starts-at-oneti,invert-autoidle-bitti,index-power-of-twoassigned-clocksassigned-clock-ratesassigned-clock-parentsti,dividersti,set-rate-parentti,nresets#reset-cellsreg-namesbus-rangenum-laneslinux,pci-domainphysphy-namesinterrupt-map-maskinterrupt-mapstatusgpiosnum-ib-windowsnum-ob-windowsti,syscon-unaligned-access#thermal-sensor-cellspinctrl-pin-arraydma-channelsinterrupt-namesti,tptcsgpio-controller#gpio-cellsti,no-reset-on-initti,no-idle-on-initdmasdma-namesreg-shift#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-secure#hwlock-cellsti,system-power-controllerti,palmas-override-powerholdregulator-always-onregulator-boot-onwakeup-sourceti,palmas-long-press-secondsti,enable-vbus-detectionvbus-gpio#sound-dai-cellsadc-settle-msAVDD-supplyIOVDD-supplyDRVDD-supplyDVDD-supplyvcc-supplyti,dual-voltti,needs-special-resetpbias-supplymax-frequencypinctrl-namespinctrl-0bus-widthcd-gpiosno-1-8-vpinctrl-1vmmc-supplysd-uhs-sdr25sd-uhs-sdr12mmc-ddr-1_8vti,non-removablecap-mmc-dual-data-ratepinctrl-2sd-uhs-sdr50#iommu-cellsti,syscon-mmuconfigti,iommu-bus-err-backti,settling-timeti,clock-cyclesti,tranxdone-status-maskti,ldovbb-override-maskti,ldovbb-vset-maskti,abb_infoti,spi-num-cssyscon-chipselectssyscon-phy-powersyscon-pllreset#phy-cellssyscon-pcsports-implementedphy-supplyutmi-modemaximum-speeddr_modesnps,dis_u3_susphy_quirksnps,dis_u2_susphy_quirkextcongpmc,num-csgpmc,num-waitpinsti,provided-clocksop-modetdm-slotsserial-dirtx-num-evtrx-num-evtti,max-irqsti,max-crossbar-sourcesti,reg-sizeti,irqs-reservedti,irqs-skipti,irqs-safe-mapcpdma_channelsale_entriesbd_ram_sizemac_controlslavesactive_slavecpts_clock_multcpts_clock_shiftti,no-idledual_emacbus_freqmax-speedmac-addressphy-handlephy-modedual_emac_res_vlansyscon-raminitsyscon-pll-ctrlvdda_video-supplysyscon-polvdda-supplyremote-endpoint#pwm-cellsiommusti,rproc-standby-infotimerswatchdog-timersmemory-regionpg-tblpolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-devicevin-supplyenable-active-highlabellinux,default-triggerdefault-stategpio-fan,speed-mapsimple-audio-card,namesimple-audio-card,widgetssimple-audio-card,routingsimple-audio-card,formatsimple-audio-card,bitclock-mastersimple-audio-card,frame-mastersimple-audio-card,bitclock-inversionsound-daiu-boot,dm-pre-relocphandlepartreusableno-mapgicwakeupgencpu0cpu0_opp_tablel4_cfgscmscm_confpbias_regulatorpbias_mmc_regscm_conf_clocksdss_deshdcp_clkehrpwm0_tbclkehrpwm1_tbclkehrpwm2_tbclksys_32k_ckdra7_pmx_coremmc1_pins_defaultmmc1_pins_sdr12mmc1_pins_hsmmc1_pins_sdr25mmc1_pins_sdr50mmc1_pins_ddr50mmc1_pins_sdr104mmc2_pins_defaultmmc2_pins_hsmmc2_pins_ddr_3_3v_rev11mmc2_pins_ddr_1_8v_rev11mmc2_pins_ddr_rev20mmc2_pins_hs200mmc4_pins_defaultmmc4_pins_hsmmc3_pins_defaultmmc3_pins_hsmmc3_pins_sdr12mmc3_pins_sdr25mmc3_pins_sdr50mmc4_pins_sdr12mmc4_pins_sdr25scm_conf1scm_conf_pciesdma_xbaredma_xbarcm_core_aoncm_core_aon_clocksatl_clkin0_ckatl_clkin1_ckatl_clkin2_ckatl_clkin3_ckhdmi_clkin_ckmlb_clkin_ckmlbp_clkin_ckpciesref_acs_clk_ckref_clkin0_ckref_clkin1_ckref_clkin2_ckref_clkin3_ckrmii_clk_cksdvenc_clkin_cksecure_32k_clk_src_cksys_clk32_crystal_cksys_clk32_pseudo_ckvirt_12000000_ckvirt_13000000_ckvirt_16800000_ckvirt_19200000_ckvirt_20000000_ckvirt_26000000_ckvirt_27000000_ckvirt_38400000_cksys_clkin2usb_otg_clkin_ckvideo1_clkin_ckvideo1_m2_clkin_ckvideo2_clkin_ckvideo2_m2_clkin_ckdpll_abe_ckdpll_abe_x2_ckdpll_abe_m2x2_ckabe_clkdpll_abe_m2_ckdpll_abe_m3x2_ckdpll_core_byp_muxdpll_core_ckdpll_core_x2_ckdpll_core_h12x2_ckmpu_dpll_hs_clk_divdpll_mpu_ckdpll_mpu_m2_ckmpu_dclk_divdsp_dpll_hs_clk_divdpll_dsp_byp_muxdpll_dsp_ckdpll_dsp_m2_ckiva_dpll_hs_clk_divdpll_iva_byp_muxdpll_iva_ckdpll_iva_m2_ckiva_dclkdpll_gpu_byp_muxdpll_gpu_ckdpll_gpu_m2_ckdpll_core_m2_ckcore_dpll_out_dclk_divdpll_ddr_byp_muxdpll_ddr_ckdpll_ddr_m2_ckdpll_gmac_byp_muxdpll_gmac_ckdpll_gmac_m2_ckvideo2_dclk_divvideo1_dclk_divhdmi_dclk_divper_dpll_hs_clk_divusb_dpll_hs_clk_diveve_dpll_hs_clk_divdpll_eve_byp_muxdpll_eve_ckdpll_eve_m2_ckeve_dclk_divdpll_core_h13x2_ckdpll_core_h14x2_ckdpll_core_h22x2_ckdpll_core_h23x2_ckdpll_core_h24x2_ckdpll_ddr_x2_ckdpll_ddr_h11x2_ckdpll_dsp_x2_ckdpll_dsp_m3x2_ckdpll_gmac_x2_ckdpll_gmac_h11x2_ckdpll_gmac_h12x2_ckdpll_gmac_h13x2_ckdpll_gmac_m3x2_ckgmii_m_clk_divhdmi_clk2_divhdmi_div_clkl3_iclk_divl4_root_clk_divvideo1_clk2_divvideo1_div_clkvideo2_clk2_divvideo2_div_clkipu1_gfclk_muxmcasp1_ahclkr_muxmcasp1_ahclkx_muxmcasp1_aux_gfclk_muxtimer5_gfclk_muxtimer6_gfclk_muxtimer7_gfclk_muxtimer8_gfclk_muxuart6_gfclk_muxdummy_ckcm_core_aon_clockdomainscm_corecm_core_clocksdpll_pcie_ref_ckdpll_pcie_ref_m2ldo_ckapll_pcie_in_clk_muxapll_pcie_ckoptfclk_pciephy1_32khzoptfclk_pciephy2_32khzoptfclk_pciephy_divoptfclk_pciephy1_clkoptfclk_pciephy2_clkoptfclk_pciephy1_div_clkoptfclk_pciephy2_div_clkapll_pcie_clkvcoldoapll_pcie_clkvcoldo_divapll_pcie_m2_ckdpll_per_byp_muxdpll_per_ckdpll_per_m2_ckfunc_96m_aon_dclk_divdpll_usb_byp_muxdpll_usb_ckdpll_usb_m2_ckdpll_pcie_ref_m2_ckdpll_per_x2_ckdpll_per_h11x2_ckdpll_per_h12x2_ckdpll_per_h13x2_ckdpll_per_h14x2_ckdpll_per_m2x2_ckdpll_usb_clkdcoldofunc_128m_clkfunc_12m_fclkfunc_24m_clkfunc_48m_fclkfunc_96m_fclkl3init_60m_fclkclkout2_clkl3init_960m_gfclkdss_32khz_clkdss_48mhz_clkdss_dss_clkdss_hdmi_clkdss_video1_clkdss_video2_clkgpio2_dbclkgpio3_dbclkgpio4_dbclkgpio5_dbclkgpio6_dbclkgpio7_dbclkgpio8_dbclkmmc1_clk32kmmc2_clk32kmmc3_clk32kmmc4_clk32ksata_ref_clkusb_otg_ss1_refclk960musb_otg_ss2_refclk960musb_phy1_always_on_clk32kusb_phy2_always_on_clk32kusb_phy3_always_on_clk32katl_dpll_clk_muxatl_gfclk_muxrmii_50mhz_clk_muxgmac_rft_clk_muxgpu_core_gclk_muxgpu_hyd_gclk_muxl3instr_ts_gclk_divmcasp2_ahclkr_muxmcasp2_ahclkx_muxmcasp2_aux_gfclk_muxmcasp3_ahclkx_muxmcasp3_aux_gfclk_muxmcasp4_ahclkx_muxmcasp4_aux_gfclk_muxmcasp5_ahclkx_muxmcasp5_aux_gfclk_muxmcasp6_ahclkx_muxmcasp6_aux_gfclk_muxmcasp7_ahclkx_muxmcasp7_aux_gfclk_muxmcasp8_ahclkx_muxmcasp8_aux_gfclk_muxmmc1_fclk_muxmmc1_fclk_divmmc2_fclk_muxmmc2_fclk_divmmc3_gfclk_muxmmc3_gfclk_divmmc4_gfclk_muxmmc4_gfclk_divqspi_gfclk_muxqspi_gfclk_divtimer10_gfclk_muxtimer11_gfclk_muxtimer13_gfclk_muxtimer14_gfclk_muxtimer15_gfclk_muxtimer16_gfclk_muxtimer2_gfclk_muxtimer3_gfclk_muxtimer4_gfclk_muxtimer9_gfclk_muxuart1_gfclk_muxuart2_gfclk_muxuart3_gfclk_muxuart4_gfclk_muxuart5_gfclk_muxuart7_gfclk_muxuart8_gfclk_muxuart9_gfclk_muxvip1_gclk_muxvip2_gclk_muxvip3_gclk_muxcm_core_clockdomainscoreaon_clkdml4_wkupcounter32kprmprm_clockssys_clkin1abe_dpll_sys_clk_muxabe_dpll_bypass_clk_muxabe_dpll_clk_muxabe_24m_fclkaess_fclkabe_giclk_divabe_lp_clk_divabe_sys_clk_divadc_gfclk_muxsys_clk1_dclk_divsys_clk2_dclk_divper_abe_x1_dclk_divdsp_gclk_divgpu_dclkemif_phy_dclk_divgmac_250m_dclk_divgmac_main_clkl3init_480m_dclk_divusb_otg_dclk_divsata_dclk_divpcie2_dclk_divpcie_dclk_divemu_dclk_divsecure_32k_dclk_divclkoutmux0_clk_muxclkoutmux1_clk_muxclkoutmux2_clk_muxcustefuse_sys_gfclk_diveve_clkhdmi_dpll_clk_muxmlb_clkmlbp_clkper_abe_x1_gfclk2_divtimer_sys_clk_divvideo1_dpll_clk_muxvideo2_dpll_clk_muxwkupaon_iclk_muxgpio1_dbclkdcan1_sys_clk_muxtimer1_gfclk_muxuart10_gfclk_muxprm_clockdomainsipu1_rstipu2_rstscm_wkuppcie1_rcpcie1_intcpcie1_eppcie2_intcocmcram1ocmcram2ocmcram3bandgapdsp1_systemdra7_iodelay_coremmc1_iodelay_ddr_rev11_confmmc1_iodelay_ddr_rev20_confmmc1_iodelay_sdr104_rev11_confmmc1_iodelay_sdr104_rev20_confmmc2_iodelay_hs200_rev11_confmmc2_iodelay_hs200_rev20_confmmc2_iodelay_ddr_3_3v_rev11_confmmc2_iodelay_ddr_1_8v_rev11_confmmc3_iodelay_manual1_rev11_confmmc3_iodelay_manual1_rev20_confmmc4_iodelay_ds_rev11_confmmc4_iodelay_ds_rev20_confmmc4_iodelay_sdr12_hs_sdr25_rev11_confmmc4_iodelay_sdr12_hs_sdr25_rev20_confsdmaedmaedma_tptc0edma_tptc1gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8uart1uart2uart3uart4uart5uart6uart7uart8uart9uart10mailbox1mailbox2mailbox3mailbox4mailbox5mbox_ipu1_ipc3xmbox_dsp1_ipc3xmailbox6mbox_ipu2_ipc3xmbox_dsp2_ipc3xmailbox7mailbox8mailbox9mailbox10mailbox11mailbox12mailbox13timer1timer2timer3timer4timer5timer6timer7timer8timer9timer10timer11timer12timer13timer14timer15timer16wdt2hwspinlocktps659038smps12_regsmps3_regsmps45_regsmps6_regsmps8_regldo1_regldo2_regldo3_regldo4_regldo9_regldoln_regldousb_regregen1tps659038_rtctps659038_pwr_buttontps659038_gpioextcon_usb2tmp102tlv320aic3104eeprommcp_rtci2c5mmc1mmc2mmc3mmc4mmu0_dsp1mmu1_dsp1mmu_ipu1mmu_ipu2abb_mpuabb_ivahdabb_dspeveabb_gpumcspi1mcspi2mcspi3mcspi4qspisata_phypcie1_phypcie2_physatausb2_phy1usb2_phy2usb3_phy1omap_dwc3_1omap_dwc3_2omap_dwc3_3usb3elmgpmcatlmcasp1mcasp2mcasp3mcasp4mcasp5mcasp6mcasp7mcasp8crossbar_mpudavinci_mdiophy0cpsw_emac0cpsw_emac1phy_seldcan1dcan2dsshdmihdmi_outepwmss0ehrpwm0ecap0epwmss1ehrpwm1ecap1epwmss2ehrpwm2ecap2aes1aes2desshamrngdsp2_systemomap_dwc3_4usb4mmu0_dsp2mmu1_dsp2thermal_zonescpu_thermalcpu_tripscpu_alert0cpu_critcpu_alert1cpu_cooling_mapsgpu_thermalgpu_critcore_thermalcore_critdspeve_thermaldspeve_critiva_thermaliva_critboard_thermalboard_tripsboard_alert0board_critboard_cooling_mapsvdd_3v3aic_dvddvtt_fixedgpio_fanhdmi0hdmi_connector_intpd12s015tpd12s015_intpd12s015_outsound0sound0_masterfs_loader0ipu2_memory_regionipu1_memory_regionipu1_pgtblipu2_pgtbl 8(*k:ti,am572x-beagle-x15ti,am5728ti,dra742ti,dra74ti,dra7&!7TI AM5728 BeagleBoard-X15 rev B1chosen=/ocp/serial@48020000I/ocp/timer@48032000 T/fs_loader@0aliasesd/ocp/i2c@48070000i/ocp/i2c@48072000n/ocp/i2c@48060000s/ocp/i2c@4807a000x/ocp/i2c@4807c000}/ocp/serial@4806a000/ocp/serial@4806c000/ocp/serial@48020000/ocp/serial@4806e000/ocp/serial@48066000/ocp/serial@48068000/ocp/serial@48420000/ocp/serial@48422000/ocp/serial@48424000/ocp/serial@4ae2b000&/ocp/ethernet@48484000/slave@48480200&/ocp/ethernet@48484000/slave@48480300/ocp/can@481cc000/ocp/can@481d0000/ocp/qspi@4b300000/ocp/ipu@58820000/ocp/ipu@55020000 /ocp/i2c@48060000/rtc@6f-/ocp/i2c@48070000/tps659038@58/tps659038_rtc/ocp/rtc@48838000 /connector'$/ocp/omap_dwc3_1@48880000/usb@48890000')/ocp/omap_dwc3_2@488c0000/usb@488d0000timerarm,armv7-timer0.   &interrupt-controller@48211000arm,cortex-a15-gic9N@_H!H! H!@ H!`  . &cinterrupt-controller@48281000&ti,omap5-wugen-mputi,omap4-wugen-mpu9N_H(&ccpuscpu@0kcpuarm,cortex-a15_wcpuc cpu@1kcpuarm,cortex-a15_wopp-tableoperating-points-v2-ti-cpucopp_nom-1000000000; , P0$5opp_od-1176000000FV @ @$socti,omap-inframpu ti,omap5-mpuAmpuocpti,dra7-l3-nocsimple-busKAl3_main_1l3_main_2 _DE R fl4@4a000000ti,dra7-l4-cfgsimple-bus KJ"fcscm@2000ti,dra7-scm-coresimple-bus_  K fcscm_conf@0sysconsimple-bus_ Kfcpbias_regulator@e00ti,pbias-dra7ti,pbias-omap_cpbias_mmc_omap5tpbias_mmc_omap5w@2Zcclockscdss_deshdcp_clk@558ti,gate-clock _Xcehrpwm0_tbclk@558ti,gate-clock _Xcehrpwm1_tbclk@558ti,gate-clock _Xcehrpwm2_tbclk@558ti,gate-clock _Xcsys_32k_ck ti,mux-clock _cPpinmux@1400ti,dra7-padconfpinctrl-single_hN9 ?cmmc1_pins_default0TX\`dhcmmc1_pins_sdr120TX\`dhcmmc1_pins_hs0TX\`dhcmmc1_pins_sdr250TX\`dhc mmc1_pins_sdr500TX\`dhc!mmc1_pins_ddr500TX\`dhc"mmc1_pins_sdr1040TX\`dhc#mmc2_pins_defaultPcmmc2_pins_hsPcmmc2_pins_ddr_3_3v_rev11Pcmmc2_pins_ddr_1_8v_rev11Pc$mmc2_pins_ddr_rev20Pc%mmc2_pins_hs200Pc&mmc4_pins_default0c'mmc4_pins_hs0c(mmc3_pins_default0|c)mmc3_pins_hs0|c*mmc3_pins_sdr120|c+mmc3_pins_sdr250|c,mmc3_pins_sdr500|c-mmc4_pins_sdr120c.mmc4_pins_sdr250c/scm_conf@1c04syscon_ +cscm_conf@1c24syscon_$$cdma-router@b78ti,dra7-dma-crossbar_ x9DQa cdma-router@c78ti,dra7-dma-crossbar_ x|9DQaccm_core_aon@5000ti,dra7-cm-core-aon_P c0clocksc1atl_clkin0_ckti,dra7-atl-clockcCatl_clkin1_ckti,dra7-atl-clockcBatl_clkin2_ckti,dra7-atl-clockcAatl_clkin3_ckti,dra7-atl-clockc@hdmi_clkin_ck fixed-clockmc/mlb_clkin_ck fixed-clockmcmlbp_clkin_ck fixed-clockmcpciesref_acs_clk_ck fixed-clockmcZref_clkin0_ck fixed-clockmcEref_clkin1_ck fixed-clockmcFref_clkin2_ck fixed-clockmcGref_clkin3_ck fixed-clockmcHrmii_clk_ck fixed-clockmcqsdvenc_clkin_ck fixed-clockmc2secure_32k_clk_src_ck fixed-clockmcsys_clk32_crystal_ck fixed-clockmc sys_clk32_pseudo_ckfixed-factor-clock}bc virt_12000000_ck fixed-clockmcvirt_13000000_ck fixed-clockm]@c3virt_16800000_ck fixed-clockmYcvirt_19200000_ck fixed-clockm$cvirt_20000000_ck fixed-clockm1-cvirt_26000000_ck fixed-clockmcvirt_27000000_ck fixed-clockmcvirt_38400000_ck fixed-clockmIcsys_clkin2 fixed-clockmXcDusb_otg_clkin_ck fixed-clockmcvideo1_clkin_ck fixed-clockmc9video1_m2_clkin_ck fixed-clockmc.video2_clkin_ck fixed-clockmc:video2_m2_clkin_ck fixed-clockmc-dpll_abe_ck@1e0ti,omap4-dpll-m4xen-clock_cdpll_abe_x2_ckti,omap4-dpll-x2-clockcdpll_abe_m2x2_ck@1f0ti,divider-clock_cabe_clk@108ti,divider-clock_cdpll_abe_m2_ck@1f0ti,divider-clock_codpll_abe_m3x2_ck@1f4ti,divider-clock_cdpll_core_byp_mux@12c ti,mux-clock_,cdpll_core_ck@120ti,omap4-dpll-core-clock_ $,(cdpll_core_x2_ckti,omap4-dpll-x2-clockcdpll_core_h12x2_ck@13cti,divider-clock?_<cmpu_dpll_hs_clk_divfixed-factor-clock}cdpll_mpu_ck@160ti,omap5-mpu-dpll-clock_`dlhcdpll_mpu_m2_ck@170ti,divider-clock_pcmpu_dclk_divfixed-factor-clock}cdsp_dpll_hs_clk_divfixed-factor-clock}cdpll_dsp_byp_mux@240 ti,mux-clock_@cdpll_dsp_ck@234ti,omap4-dpll-clock_48@<#Fcdpll_dsp_m2_ck@244ti,divider-clock_D #Fc iva_dpll_hs_clk_divfixed-factor-clock}c!dpll_iva_byp_mux@1ac ti,mux-clock!_c"dpll_iva_ck@1a0ti,omap4-dpll-clock"_#Ep}@c#dpll_iva_m2_ck@1b0ti,divider-clock#_$%c$iva_dclkfixed-factor-clock$}cdpll_gpu_byp_mux@2e4 ti,mux-clock_c%dpll_gpu_ck@2d8ti,omap4-dpll-clock%_&Ly@c&dpll_gpu_m2_ck@2e8ti,divider-clock&_'_(kc'dpll_core_m2_ck@130ti,divider-clock_0c(core_dpll_out_dclk_divfixed-factor-clock(}cdpll_ddr_byp_mux@21c ti,mux-clock_c)dpll_ddr_ck@210ti,omap4-dpll-clock)_c*dpll_ddr_m2_ck@220ti,divider-clock*_ cdpll_gmac_byp_mux@2b4 ti,mux-clock_c+dpll_gmac_ck@2a8ti,omap4-dpll-clock+_c,dpll_gmac_m2_ck@2b8ti,divider-clock,_cvideo2_dclk_divfixed-factor-clock-}cvideo1_dclk_divfixed-factor-clock.}chdmi_dclk_divfixed-factor-clock/}cper_dpll_hs_clk_divfixed-factor-clock}c^usb_dpll_hs_clk_divfixed-factor-clock}cbeve_dpll_hs_clk_divfixed-factor-clock}c0dpll_eve_byp_mux@290 ti,mux-clock0_c1dpll_eve_ck@284ti,omap4-dpll-clock1_c2dpll_eve_m2_ck@294ti,divider-clock2_c3eve_dclk_divfixed-factor-clock3}cdpll_core_h13x2_ck@140ti,divider-clock?_@c4dpll_core_h14x2_ck@144ti,divider-clock?_Dcrdpll_core_h22x2_ck@154ti,divider-clock?_Tc;dpll_core_h23x2_ck@158ti,divider-clock?_Xc~dpll_core_h24x2_ck@15cti,divider-clock?_\c5dpll_ddr_x2_ckti,omap4-dpll-x2-clock*c4dpll_ddr_h11x2_ck@228ti,divider-clock4?_(c6dpll_dsp_x2_ckti,omap4-dpll-x2-clockc5dpll_dsp_m3x2_ck@248ti,divider-clock5_H6ׄc6dpll_gmac_x2_ckti,omap4-dpll-x2-clock,c7dpll_gmac_h11x2_ck@2c0ti,divider-clock7?_c8dpll_gmac_h12x2_ck@2c4ti,divider-clock7?_c7dpll_gmac_h13x2_ck@2c8ti,divider-clock7?_c8dpll_gmac_m3x2_ck@2bcti,divider-clock7_c9gmii_m_clk_divfixed-factor-clock8}c:hdmi_clk2_divfixed-factor-clock/}cNhdmi_div_clkfixed-factor-clock/}cTl3_iclk_div@100ti,divider-clock_c l4_root_clk_divfixed-factor-clock }c video1_clk2_divfixed-factor-clock9}cLvideo1_div_clkfixed-factor-clock9}cRvideo2_clk2_divfixed-factor-clock:}cMvideo2_div_clkfixed-factor-clock:}cSipu1_gfclk_mux@520 ti,mux-clock;_ <;c<mcasp1_ahclkr_mux@550 ti,mux-clock8=>?@ABCDEFGHIJ_Pcmcasp1_ahclkx_mux@550 ti,mux-clock8=>?@ABCDEFGHIJ_Pcmcasp1_aux_gfclk_mux@550 ti,mux-clockKLMN_Pctimer5_gfclk_mux@558 ti,mux-clock0OPDEFGHQRSTU_Xc;timer6_gfclk_mux@560 ti,mux-clock0OPDEFGHQRSTU_`c<timer7_gfclk_mux@568 ti,mux-clock0OPDEFGHQRSTU_hc=timer8_gfclk_mux@570 ti,mux-clock0OPDEFGHQRSTU_pc>uart6_gfclk_mux@580 ti,mux-clockVW_c?dummy_ck fixed-clockmc@clockdomainscAcm_core@8000ti,dra7-cm-core_0cBclockscCdpll_pcie_ref_ck@200ti,omap4-dpll-clock_ cXdpll_pcie_ref_m2ldo_ck@210ti,divider-clockX_cYapll_pcie_in_clk_mux@4ae06118 ti,mux-clockYZ_c[apll_pcie_ck@21cti,dra7-apll-clock[X_ c\optfclk_pciephy1_32khz@4a0093b0ti,gate-clockP_coptfclk_pciephy2_32khz@4a0093b8ti,gate-clockP_coptfclk_pciephy_div@4a00821cti,divider-clock\_/c]optfclk_pciephy1_clk@4a0093b0ti,gate-clock\_ coptfclk_pciephy2_clk@4a0093b8ti,gate-clock\_ coptfclk_pciephy1_div_clk@4a0093b0ti,gate-clock]_ coptfclk_pciephy2_div_clk@4a0093b8ti,gate-clock]_ capll_pcie_clkvcoldofixed-factor-clock\}cDapll_pcie_clkvcoldo_divfixed-factor-clock\}cEapll_pcie_m2_ckfixed-factor-clock\}cdpll_per_byp_mux@14c ti,mux-clock^_Lc_dpll_per_ck@140ti,omap4-dpll-clock__@DLHc`dpll_per_m2_ck@150ti,divider-clock`_Pcafunc_96m_aon_dclk_divfixed-factor-clocka}cdpll_usb_byp_mux@18c ti,mux-clockb_ccdpll_usb_ck@180ti,omap4-dpll-j-type-clockc_cddpll_usb_m2_ck@190ti,divider-clockd_cgdpll_pcie_ref_m2_ck@210ti,divider-clockX_cdpll_per_x2_ckti,omap4-dpll-x2-clock`cedpll_per_h11x2_ck@158ti,divider-clocke?_Xcfdpll_per_h12x2_ck@15cti,divider-clocke?_\cjdpll_per_h13x2_ck@160ti,divider-clocke?_`c|dpll_per_h14x2_ck@164ti,divider-clocke?_dcsdpll_per_m2x2_ck@150ti,divider-clocke_PcWdpll_usb_clkdcoldofixed-factor-clockd}cifunc_128m_clkfixed-factor-clockf}cwfunc_12m_fclkfixed-factor-clockW}cFfunc_24m_clkfixed-factor-clocka}c?func_48m_fclkfixed-factor-clockW}cVfunc_96m_fclkfixed-factor-clockW}cGl3init_60m_fclk@104ti,divider-clockg_/cHclkout2_clk@6b0ti,gate-clockh_cl3init_960m_gfclk@6c0ti,gate-clocki_cndss_32khz_clk@1120ti,gate-clockP _ cIdss_48mhz_clk@1120ti,gate-clockV _ cdss_dss_clk@1120ti,gate-clockj_ ;cdss_hdmi_clk@1120ti,gate-clockk _ cdss_video1_clk@1120ti,gate-clockl _ cdss_video2_clk@1120ti,gate-clockm _ cgpio2_dbclk@1760ti,gate-clockP_`cJgpio3_dbclk@1768ti,gate-clockP_hcKgpio4_dbclk@1770ti,gate-clockP_pcLgpio5_dbclk@1778ti,gate-clockP_xcMgpio6_dbclk@1780ti,gate-clockP_cNgpio7_dbclk@1810ti,gate-clockP_cOgpio8_dbclk@1818ti,gate-clockP_cPmmc1_clk32k@1328ti,gate-clockP_(cQmmc2_clk32k@1330ti,gate-clockP_0cRmmc3_clk32k@1820ti,gate-clockP_ cSmmc4_clk32k@1828ti,gate-clockP_(cTsata_ref_clk@1388ti,gate-clock_cusb_otg_ss1_refclk960m@13f0ti,gate-clockn_cusb_otg_ss2_refclk960m@1340ti,gate-clockn_@cusb_phy1_always_on_clk32k@640ti,gate-clockP_@cusb_phy2_always_on_clk32k@688ti,gate-clockP_cusb_phy3_always_on_clk32k@698ti,gate-clockP_catl_dpll_clk_mux@c00 ti,mux-clockP9:/_ cpatl_gfclk_mux@c00 ti,mux-clock  op_ crmii_50mhz_clk_mux@13d0 ti,mux-clock8q_cUgmac_rft_clk_mux@13d0 ti,mux-clock9:o/ _cgpu_core_gclk_mux@1220 ti,mux-clock rs'_ t'ctgpu_hyd_gclk_mux@1220 ti,mux-clock rs'_ u'cul3instr_ts_gclk_div@e50ti,divider-clockv_P / cVmcasp2_ahclkr_mux@1860 ti,mux-clock8=>?@ABCDEFGHIJ_`cmcasp2_ahclkx_mux@1860 ti,mux-clock8=>?@ABCDEFGHIJ_`cmcasp2_aux_gfclk_mux@1860 ti,mux-clockKLMN_`cmcasp3_ahclkx_mux@1868 ti,mux-clock8=>?@ABCDEFGHIJ_hcmcasp3_aux_gfclk_mux@1868 ti,mux-clockKLMN_hcmcasp4_ahclkx_mux@1898 ti,mux-clock8=>?@ABCDEFGHIJ_cmcasp4_aux_gfclk_mux@1898 ti,mux-clockKLMN_cmcasp5_ahclkx_mux@1878 ti,mux-clock8=>?@ABCDEFGHIJ_xcmcasp5_aux_gfclk_mux@1878 ti,mux-clockKLMN_xcmcasp6_ahclkx_mux@1904 ti,mux-clock8=>?@ABCDEFGHIJ_cmcasp6_aux_gfclk_mux@1904 ti,mux-clockKLMN_cmcasp7_ahclkx_mux@1908 ti,mux-clock8=>?@ABCDEFGHIJ_cmcasp7_aux_gfclk_mux@1908 ti,mux-clockKLMN_cmcasp8_ahclkx_mux@1890 ti,mux-clock8=>?@ABCDEFGHIJ_cmcasp8_aux_gfclk_mux@1890 ti,mux-clockKLMN_cmmc1_fclk_mux@1328 ti,mux-clockwW_(cxmmc1_fclk_div@1328ti,divider-clockx_(cWmmc2_fclk_mux@1330 ti,mux-clockwW_0cymmc2_fclk_div@1330ti,divider-clocky_0cXmmc3_gfclk_mux@1820 ti,mux-clockVW_ czmmc3_gfclk_div@1820ti,divider-clockz_ cYmmc4_gfclk_mux@1828 ti,mux-clockVW_(c{mmc4_gfclk_div@1828ti,divider-clock{_(cZqspi_gfclk_mux@1838 ti,mux-clockw|_8c}qspi_gfclk_div@1838ti,divider-clock}_8ctimer10_gfclk_mux@1728 ti,mux-clock,OPDEFGHQRST_(c[timer11_gfclk_mux@1730 ti,mux-clock,OPDEFGHQRST_0c\timer13_gfclk_mux@17c8 ti,mux-clock,OPDEFGHQRST_c]timer14_gfclk_mux@17d0 ti,mux-clock,OPDEFGHQRST_c^timer15_gfclk_mux@17d8 ti,mux-clock,OPDEFGHQRST_c_timer16_gfclk_mux@1830 ti,mux-clock,OPDEFGHQRST_0c`timer2_gfclk_mux@1738 ti,mux-clock,OPDEFGHQRST_8catimer3_gfclk_mux@1740 ti,mux-clock,OPDEFGHQRST_@cbtimer4_gfclk_mux@1748 ti,mux-clock,OPDEFGHQRST_Hcctimer9_gfclk_mux@1750 ti,mux-clock,OPDEFGHQRST_Pcduart1_gfclk_mux@1840 ti,mux-clockVW_@ceuart2_gfclk_mux@1848 ti,mux-clockVW_Hcfuart3_gfclk_mux@1850 ti,mux-clockVW_Pcguart4_gfclk_mux@1858 ti,mux-clockVW_Xchuart5_gfclk_mux@1870 ti,mux-clockVW_pciuart7_gfclk_mux@18d0 ti,mux-clockVW_cjuart8_gfclk_mux@18e0 ti,mux-clockVW_ckuart9_gfclk_mux@18e8 ti,mux-clockVW_clvip1_gclk_mux@1020 ti,mux-clock ~_ cmvip2_gclk_mux@1028 ti,mux-clock ~_(cnvip3_gclk_mux@1030 ti,mux-clock ~_0coclockdomainscpcoreaon_clkdmti,clockdomaindcql4@4ae00000ti,dra7-l4-wkupsimple-bus KJfcrcounter@4000ti,omap-counter32k_@@ Acounter_32kcsprm@6000ti,dra7-prmsimple-bus_`0 . K`0fctclockscusys_clkin1@110 ti,mux-clock_cabe_dpll_sys_clk_mux@118 ti,mux-clockD_cabe_dpll_bypass_clk_mux@114 ti,mux-clockP_cabe_dpll_clk_mux@10c ti,mux-clockP_ cabe_24m_fclk@11cti,divider-clock_/c=aess_fclk@178ti,divider-clock_xcabe_giclk_div@174ti,divider-clock_tcQabe_lp_clk_div@1d8ti,divider-clock_/ cabe_sys_clk_div@120ti,divider-clock_ c>adc_gfclk_mux@1dc ti,mux-clock DP_cvsys_clk1_dclk_div@1c8ti,divider-clock@_csys_clk2_dclk_div@1ccti,divider-clockD@_cper_abe_x1_dclk_div@1bcti,divider-clocko@_cdsp_gclk_div@18cti,divider-clock @_cgpu_dclk@1a0ti,divider-clock'@_cemif_phy_dclk_div@190ti,divider-clock@_cgmac_250m_dclk_div@19cti,divider-clock@_cgmac_main_clkfixed-factor-clock}cl3init_480m_dclk_div@1acti,divider-clockg@_cusb_otg_dclk_div@184ti,divider-clock@_csata_dclk_div@1c0ti,divider-clock@_cpcie2_dclk_div@1b8ti,divider-clock@_cpcie_dclk_div@1b4ti,divider-clock@_cemu_dclk_div@194ti,divider-clock@_csecure_32k_dclk_div@1c4ti,divider-clock@_cclkoutmux0_clk_mux@158 ti,mux-clockX_XcUclkoutmux1_clk_mux@15c ti,mux-clockX_\cwclkoutmux2_clk_mux@160 ti,mux-clockX_`chcustefuse_sys_gfclk_divfixed-factor-clock}cxeve_clk@180 ti,mux-clock36_cyhdmi_dpll_clk_mux@164 ti,mux-clockD_dckmlb_clk@134ti,divider-clock@_4cImlbp_clk@130ti,divider-clock@_0cJper_abe_x1_gfclk2_div@138ti,divider-clocko@_8cKtimer_sys_clk_div@144ti,divider-clock_DcOvideo1_dpll_clk_mux@168 ti,mux-clockD_hclvideo2_dpll_clk_mux@16c ti,mux-clockD_lcmwkupaon_iclk_mux@108 ti,mux-clock_cvgpio1_dbclk@1838ti,gate-clockP_8czdcan1_sys_clk_mux@1888 ti,mux-clockD_ctimer1_gfclk_mux@1840 ti,mux-clock,OPDEFGHQRST_@c{uart10_gfclk_mux@1880 ti,mux-clockVW_c|clockdomainsc}ipu1_rst@510ti,dra7-reset_NYfcipu2_rst@910ti,dra7-reset_ NYfcscm_conf@c000syscon_caxi@0 simple-busKQQ0 pcie@51000000 ti,dra7-pcie_Q Q L frc_dbicsti_confconfig.kpci0K0 00pNzApcie1 pcie-phy0`okay c~interrupt-controller9Ncpcie_ep@51000000ti,dra7-pcie-ep _Q(Q LQ(&fep_dbicsti_confep_dbics2addr_space .zApcie1 pcie-phy0  disabled caxi@1 simple-busKQQ00 disabledpcie@51800000 ti,dra7-pcie_Q Q L frc_dbicsti_confconfig.cdkpci0K0000pNzApcie2 pcie-phy0`interrupt-controller9Ncocmcram@40300000 mmio-sram_@0 K@0csram-hs@0ti,secure-ram_ocmcram@40400000 disabled mmio-sram_@@ K@@cocmcram@40500000 disabled mmio-sram_@P K@Pcbandgap@4a0021e00_J! J#, J#,J#txrxokayTa qo} defaulths fcmmc@480b4000ti,dra7-hsmmcti,omap4-hsmmc_H @ .QAmmc2=/0txrxokaya qdefaulthsddr_1_8v$5Lfcmmc@480ad000ti,dra7-hsmmcti,omap4-hsmmc_H  .YAmmc3=MNtxrx disabledaА}cmmc@480d1000ti,dra7-hsmmcti,omap4-hsmmc_H  .[Ammc4=9:txrx disableda qcmmu@40d01000ti,dra7-dsp-iommu_@ . Ammu0_dsp1Vc disabledcmmu@40d02000ti,dra7-dsp-iommu_@  . Ammu1_dsp1Vc disabledcmmu@58882000ti,dra7-iommu_X  . Ammu_ipu1Vw disabledfcmmu@55082000ti,dra7-iommu_U  . Ammu_ipu2Vw disabledfcregulator-abb-mpu ti,abb-v3tabb_mpu2(_J}J}J`J; JXDfsetup-addresscontrol-addressint-addressefuse-addressldo-addressH,@vcregulator-abb-ivahd ti,abb-v3 tabb_ivahd2(_J~4J~$J`J% J$pDfsetup-addresscontrol-addressint-addressefuse-addressldo-address@H0cregulator-abb-dspeve ti,abb-v3 tabb_dspeve2(_J~0J~ J`J% J$lDfsetup-addresscontrol-addressint-addressefuse-addressldo-address H0cregulator-abb-gpu ti,abb-v3tabb_gpu2(_J}J}J`J; JTDfsetup-addresscontrol-addressint-addressefuse-addressldo-addressHvcspi@48098000ti,omap4-mcspi_H  .<Amcspi1@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3 disabledcspi@4809a000ti,omap4-mcspi_H  .=Amcspi2 +,-.tx0rx0tx1rx1 disabledcspi@480b8000ti,omap4-mcspi_H  .VAmcspi3tx0rx0 disabledcspi@480ba000ti,omap4-mcspi_H  .+Amcspi4FGtx0rx0 disabledcqspi@4b300000ti,dra7xxx-qspi_K0\fqspi_baseqspi_mmap XAqspifck  .W disabledfcm25p80@0jedec,spi-norfocp2scp@4a090000ti,omap-ocp2scpsimple-busK_J  Aocp2scp3phy@4A096000ti,phy-pipe3-sata_J `J ddJ h@fphy_rxphy_txpll_ctrl tsysclkrefclk 1 Acpciephy@4a094000ti,phy-pipe3-pcie_J @J Ddfphy_rxphy_tx  LXY];dpll_refdpll_ref_m2wkupclkrefclkdiv-clkphy-divsysclk Acpciephy@4a095000ti,phy-pipe3-pcie_J PJ Tdfphy_rxphy_tx  LXY];dpll_refdpll_ref_m2wkupclkrefclkdiv-clkphy-divsysclk A disabledcsata@4a141100snps,dwc-ahci_JJ .1 sata-phyAsata Wokaycrtc@48838000ti,am3352-rtc_H.ArtcssPcocp2scp@4a080000ti,omap-ocp2scpsimple-busK_J  Aocp2scp1fphy@4a084000ti,dra7x-usb2ti,omap-usb2_J@ wkupclkrefclk A icphy@4a085000 ti,dra7x-usb2-phy2ti,omap-usb2_JP twkupclkrefclk A icphy@4a084400 ti,omap-usb3_JDJHdJL@fphy_rxphy_txpll_ctrl p wkupclksysclkrefclk Acomap_dwc3_1@48880000ti,dwc3 Ausb_otg_ss1_H .H tKcusb@48890000 snps,dwc3_Hp$.GGH@peripheralhostotgusb2-phyusb3-phy ~super-speed host  comap_dwc3_2@488c0000ti,dwc3 Ausb_otg_ss2_H .W tK cusb@488d0000 snps,dwc3_Hp$.IIW@peripheralhostotg usb2-phy ~high-speed peripheral  comap_dwc3_3@48900000ti,dwc3 Ausb_otg_ss3_H .X tK disabledcusb@48910000 snps,dwc3_Hp$.XXX@peripheralhostotg ~high-speed otg  celm@48078000ti,am3352-elm_H .Aelm disabledcgpmc@50000000ti,am3352-gpmcAgpmc_P| . rxtx  9NYi disabledcatl@4843c000 ti,dra7-atl_HCAatl CBA@fck disabledcmcasp@48460000ti,dra7-mcasp-audioAmcasp1_HF Efmpudat.hg@txrxtxrx fckahclkxahclkr disabledcmcasp@48464000ti,dra7-mcasp-audioAmcasp2_HF@ Efmpudat.@txrxtxrx fckahclkxahclkr disabledcmcasp@48468000ti,dra7-mcasp-audioAmcasp3_HF Ffmpudat.@txrxtxrx fckahclkxokayD      & cmcasp@4846c000ti,dra7-mcasp-audioAmcasp4_HF HC`fmpudat.@txrxtxrx fckahclkx disabledcmcasp@48470000ti,dra7-mcasp-audioAmcasp5_HG HCfmpudat.@txrxtxrx fckahclkx disabledcmcasp@48474000ti,dra7-mcasp-audioAmcasp6_HG@ HDfmpudat.@txrxtxrx fckahclkx disabledcmcasp@48478000ti,dra7-mcasp-audioAmcasp7_HG HEfmpudat.@txrxtxrx fckahclkx disabledcmcasp@4847c000ti,dra7-mcasp-audioAmcasp8_HG HE@fmpudat.@txrxtxrx fckahclkx disabledccrossbar@4a002a48ti,irq-crossbar_J*H09&N 1 = U a r  cethernet@48484000ti,dra7-cpswti,cpswAgmac fckcpts       xL _HH@HHR. 0.NOPQKokay cmdio@48485000ti,cpsw-mdioti,davinci_mdio Adavinci_mdio B@_HHPcethernet-phy@1_cethernet-phy@2_ dcslave@48480200  , 7rgmii @cslave@48480300  , 7rgmii @ccpsw-phy-sel@4a002554ti,dra7xx-cpsw-phy-sel_J%T fgmii-selccan@481cc000ti,dra7-d_canAdcan1_J  SX . disabledccan@481d0000ti,dra7-d_canAdcan2_HH  SX . disabledcdss@58000000 ti,dra7-dssokay Adss_core b8K(_XX@TXC XTX (fdsspll1_clkctrlpll1pll2_clkctrlpll2 fckvideo1_clkvideo2_clk rcdispc@58001000ti,dra7-dispc_X . Adss_dispcfck 4encoder@58060000 ti,dra7-hdmi _XXXXfwppllphycore .`okay Adss_hdmi fcksys_clk cportendpoint cepwmss@4843e000 ti,dra746-pwmssti,am33xx-pwmss_HC0Aepwmss0 disabledKcpwm@4843e200"ti,dra746-ehrpwmti,am3352-ehrpwm _HC  tbclkfck disabledcecap@4843e100ti,dra746-ecapti,am3352-ecap _HC fck disabledcepwmss@48440000 ti,dra746-pwmssti,am33xx-pwmss_HD0Aepwmss1 disabledKcpwm@48440200"ti,dra746-ehrpwmti,am3352-ehrpwm _HD  tbclkfck disabledcecap@48440100ti,dra746-ecapti,am3352-ecap _HD fck disabledcepwmss@48442000 ti,dra746-pwmssti,am33xx-pwmss_HD 0Aepwmss2 disabledKcpwm@48442200"ti,dra746-ehrpwmti,am3352-ehrpwm _HD"  tbclkfck disabledcecap@48442100ti,dra746-ecapti,am3352-ecap _HD! fck disabledcaes@4b500000 ti,omap4-aesAaes1_KP .Pontxrx fckcaes@4b700000 ti,omap4-aesAaes2_Kp .;rqtxrx fckcdes@480a5000 ti,omap4-desAdes_H P .Muttxrx fckcsham@53100000ti,omap5-shamAsham_K .. wrx fckcrng@48090000 ti,omap4-rngArng_H  ./ fckcipu@58820000 ti,dra7-ipu_Xfl2ramAipu1R  JU   okay  fcipu@55020000 ti,dra7-ipu_Ufl2ramAipu2R  J   okay  fcdsp_system@41500000syscon_APcomap_dwc3_4@48940000ti,dwc3 Ausb_otg_ss4_H .Z tK disabledcusb@48950000 snps,dwc3_Hp$.YYZ@peripheralhostotg ~high-speed otgcmmu@41501000ti,dra7-dsp-iommu_AP . Ammu0_dsp2Vc disabledcmmu@41502000ti,dra7-dsp-iommu_AP  . Ammu1_dsp2Vc disabledcthermal-zonesccpu_thermal   # 3ctripsccpu_alert @8 Lrpassivec cpu_crit @_ L rcriticalc cpu_alert1 @P Lractivec cooling-mapsc map0 W  \ map1 W  \ gpu_thermal   # 3c tripsgpu_crit @_ L rcriticalc core_thermal   # 3c tripscore_crit @_ L rcriticalcdspeve_thermal   # 3ctripsdspeve_crit @_ L rcriticalciva_thermal   # 3ctripsiva_crit @_ L rcriticalcboard_thermal   # ctripscboard_alert @@ Lractivecboard_crit @( L rcriticalccooling-mapscmap0 W \ pmuarm,cortex-a15-pmu&.memory@0kmemory_fixedregulator-vdd_3v3regulator-fixedtvdd_3v3 k2Z2Zcfixedregulator-aic_dvddregulator-fixedtaic_dvdd_fixed kw@w@cfixedregulator-vttregulator-fixed tvtt_fixed k2Z2Z`t v  cleds gpio-ledsled0 beagle-x15:usr0   heartbeat offled1 beagle-x15:usr1  cpu0 offled2 beagle-x15:usr2  mmc0 offled3 beagle-x15:usr3  disk-activity offgpio_fan gpio-fan  2c connectorhdmi-connector hdmiracportendpoint cencoder ti,tpd12s015$  cportsport@0_endpoint cport@1_endpoint csound0simple-audio-card BeagleBoard-X15 LineLine OutLineLine In: Line OutLLOUTLine OutRLOUTMIC2LLine InMIC2RLine In dsp_b * L kcsimple-audio-card,cpu simple-audio-card,codec cfs_loader@0 u-boot,fs-loader creserved-memoryKfipu2-memory@95800000shared-dma-pool_ okayfcipu1-memory@9d000000shared-dma-pool_ okayfcipu1-pgtbl@95700000_p fcipu2-pgtbl@95740000_t fc__symbols__ /interrupt-controller@48211000 /interrupt-controller@48281000 /cpus/cpu@0 /opp-table /ocp/l4@4a000000 /ocp/l4@4a000000/scm@2000% /ocp/l4@4a000000/scm@2000/scm_conf@09/ocp/l4@4a000000/scm@2000/scm_conf@0/pbias_regulator@e00I/ocp/l4@4a000000/scm@2000/scm_conf@0/pbias_regulator@e00/pbias_mmc_omap5,/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks@./ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/dss_deshdcp_clk@558>>/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/ehrpwm0_tbclk@558>L/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/ehrpwm1_tbclk@558>Z/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/ehrpwm2_tbclk@5587h/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/sys_32k_ck&s/ocp/l4@4a000000/scm@2000/pinmux@14008/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_default6/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_sdr123/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_hs6/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_sdr256/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_sdr506/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_ddr507/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_sdr1048/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc2_pins_default3/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc2_pins_hs?/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc2_pins_ddr_3_3v_rev11?)/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc2_pins_ddr_1_8v_rev11:B/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc2_pins_ddr_rev206V/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc2_pins_hs2008f/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc4_pins_default3x/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc4_pins_hs8/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc3_pins_default3/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc3_pins_hs6/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc3_pins_sdr126/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc3_pins_sdr256/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc3_pins_sdr506/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc4_pins_sdr126/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc4_pins_sdr25(/ocp/l4@4a000000/scm@2000/scm_conf@1c04(/ocp/l4@4a000000/scm@2000/scm_conf@1c24) /ocp/l4@4a000000/scm@2000/dma-router@b78)/ocp/l4@4a000000/scm@2000/dma-router@c78" /ocp/l4@4a000000/cm_core_aon@5000),/ocp/l4@4a000000/cm_core_aon@5000/clocks7?/ocp/l4@4a000000/cm_core_aon@5000/clocks/atl_clkin0_ck7M/ocp/l4@4a000000/cm_core_aon@5000/clocks/atl_clkin1_ck7[/ocp/l4@4a000000/cm_core_aon@5000/clocks/atl_clkin2_ck7i/ocp/l4@4a000000/cm_core_aon@5000/clocks/atl_clkin3_ck7w/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_clkin_ck6/ocp/l4@4a000000/cm_core_aon@5000/clocks/mlb_clkin_ck7/ocp/l4@4a000000/cm_core_aon@5000/clocks/mlbp_clkin_ck=/ocp/l4@4a000000/cm_core_aon@5000/clocks/pciesref_acs_clk_ck7/ocp/l4@4a000000/cm_core_aon@5000/clocks/ref_clkin0_ck7/ocp/l4@4a000000/cm_core_aon@5000/clocks/ref_clkin1_ck7/ocp/l4@4a000000/cm_core_aon@5000/clocks/ref_clkin2_ck7/ocp/l4@4a000000/cm_core_aon@5000/clocks/ref_clkin3_ck5/ocp/l4@4a000000/cm_core_aon@5000/clocks/rmii_clk_ck9/ocp/l4@4a000000/cm_core_aon@5000/clocks/sdvenc_clkin_ck?/ocp/l4@4a000000/cm_core_aon@5000/clocks/secure_32k_clk_src_ck>/ocp/l4@4a000000/cm_core_aon@5000/clocks/sys_clk32_crystal_ck=3/ocp/l4@4a000000/cm_core_aon@5000/clocks/sys_clk32_pseudo_ck:G/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_12000000_ck:X/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_13000000_ck:i/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_16800000_ck:z/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_19200000_ck:/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_20000000_ck:/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_26000000_ck:/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_27000000_ck:/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_38400000_ck4/ocp/l4@4a000000/cm_core_aon@5000/clocks/sys_clkin2:/ocp/l4@4a000000/cm_core_aon@5000/clocks/usb_otg_clkin_ck9/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_clkin_ck</ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_m2_clkin_ck9/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_clkin_ck</ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_m2_clkin_ck91/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_ck@1e08=/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_x2_ck>L/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_m2x2_ck@1f05]/ocp/l4@4a000000/cm_core_aon@5000/clocks/abe_clk@108<e/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_m2_ck@1f0>t/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_m3x2_ck@1f4?/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_byp_mux@12c:/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_ck@1209/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_x2_ck@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h12x2_ck@13c=/ocp/l4@4a000000/cm_core_aon@5000/clocks/mpu_dpll_hs_clk_div9/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_mpu_ck@160</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_mpu_m2_ck@1706/ocp/l4@4a000000/cm_core_aon@5000/clocks/mpu_dclk_div=/ocp/l4@4a000000/cm_core_aon@5000/clocks/dsp_dpll_hs_clk_div>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_byp_mux@2409(/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_ck@234<4/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_m2_ck@244=C/ocp/l4@4a000000/cm_core_aon@5000/clocks/iva_dpll_hs_clk_div>W/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_iva_byp_mux@1ac9h/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_iva_ck@1a0<t/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_iva_m2_ck@1b02/ocp/l4@4a000000/cm_core_aon@5000/clocks/iva_dclk>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gpu_byp_mux@2e49/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gpu_ck@2d8</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gpu_m2_ck@2e8=/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_m2_ck@130@/ocp/l4@4a000000/cm_core_aon@5000/clocks/core_dpll_out_dclk_div>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_byp_mux@21c9/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_ck@210</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_m2_ck@220? /ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_byp_mux@2b4:/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_ck@2a8=*/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_m2_ck@2b89:/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_dclk_div9J/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_dclk_div7Z/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_dclk_div=h/ocp/l4@4a000000/cm_core_aon@5000/clocks/per_dpll_hs_clk_div=|/ocp/l4@4a000000/cm_core_aon@5000/clocks/usb_dpll_hs_clk_div=/ocp/l4@4a000000/cm_core_aon@5000/clocks/eve_dpll_hs_clk_div>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_eve_byp_mux@2909/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_eve_ck@284</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_eve_m2_ck@2946/ocp/l4@4a000000/cm_core_aon@5000/clocks/eve_dclk_div@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h13x2_ck@140@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h14x2_ck@144@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h22x2_ck@154@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h23x2_ck@158@)/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h24x2_ck@15c8l/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_m3x2_ck@2489}/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_x2_ck@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_h11x2_ck@2c0@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_h12x2_ck@2c4@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_h13x2_ck@2c8?/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_m3x2_ck@2bc8/ocp/l4@4a000000/cm_core_aon@5000/clocks/gmii_m_clk_div7/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_clk2_div6/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_div_clk9/ocp/l4@4a000000/cm_core_aon@5000/clocks/l3_iclk_div@1009/ocp/l4@4a000000/cm_core_aon@5000/clocks/l4_root_clk_div9/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_clk2_div8./ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_div_clk9=/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_clk2_div8M/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_div_clk<\/ocp/l4@4a000000/cm_core_aon@5000/clocks/ipu1_gfclk_mux@520?k/ocp/l4@4a000000/cm_core_aon@5000/clocks/mcasp1_ahclkr_mux@550?}/ocp/l4@4a000000/cm_core_aon@5000/clocks/mcasp1_ahclkx_mux@550B/ocp/l4@4a000000/cm_core_aon@5000/clocks/mcasp1_aux_gfclk_mux@550>/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer5_gfclk_mux@558>/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer6_gfclk_mux@560>/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer7_gfclk_mux@568>/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer8_gfclk_mux@570=/ocp/l4@4a000000/cm_core_aon@5000/clocks/uart6_gfclk_mux@5802/ocp/l4@4a000000/cm_core_aon@5000/clocks/dummy_ck//ocp/l4@4a000000/cm_core_aon@5000/clockdomains/ocp/l4@4a000000/cm_core@8000%"/ocp/l4@4a000000/cm_core@8000/clocks:1/ocp/l4@4a000000/cm_core@8000/clocks/dpll_pcie_ref_ck@200@B/ocp/l4@4a000000/cm_core@8000/clocks/dpll_pcie_ref_m2ldo_ck@210CY/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_in_clk_mux@4ae061186n/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_ck@21cE{/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy1_32khz@4a0093b0E/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy2_32khz@4a0093b8B/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy_div@4a00821cC/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy1_clk@4a0093b0C/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy2_clk@4a0093b8G/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy1_div_clk@4a0093b0G/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy2_div_clk@4a0093b89/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_clkvcoldo=-/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_clkvcoldo_div5E/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_m2_ck:U/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_byp_mux@14c5f/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_ck@1408r/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_m2_ck@150;/ocp/l4@4a000000/cm_core@8000/clocks/func_96m_aon_dclk_div:/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_byp_mux@18c5/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_ck@1808/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_m2_ck@190=/ocp/l4@4a000000/cm_core@8000/clocks/dpll_pcie_ref_m2_ck@2104/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_x2_ck;/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h11x2_ck@158;/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h12x2_ck@15c; /ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h13x2_ck@160;/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h14x2_ck@164:./ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_m2x2_ck@1508?/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_clkdcoldo3R/ocp/l4@4a000000/cm_core@8000/clocks/func_128m_clk3`/ocp/l4@4a000000/cm_core@8000/clocks/func_12m_fclk2n/ocp/l4@4a000000/cm_core@8000/clocks/func_24m_clk3{/ocp/l4@4a000000/cm_core@8000/clocks/func_48m_fclk3/ocp/l4@4a000000/cm_core@8000/clocks/func_96m_fclk9/ocp/l4@4a000000/cm_core@8000/clocks/l3init_60m_fclk@1045/ocp/l4@4a000000/cm_core@8000/clocks/clkout2_clk@6b0;/ocp/l4@4a000000/cm_core@8000/clocks/l3init_960m_gfclk@6c08/ocp/l4@4a000000/cm_core@8000/clocks/dss_32khz_clk@11208/ocp/l4@4a000000/cm_core@8000/clocks/dss_48mhz_clk@11206/ocp/l4@4a000000/cm_core@8000/clocks/dss_dss_clk@11207/ocp/l4@4a000000/cm_core@8000/clocks/dss_hdmi_clk@11209/ocp/l4@4a000000/cm_core@8000/clocks/dss_video1_clk@11209 /ocp/l4@4a000000/cm_core@8000/clocks/dss_video2_clk@11206/ocp/l4@4a000000/cm_core@8000/clocks/gpio2_dbclk@17606$/ocp/l4@4a000000/cm_core@8000/clocks/gpio3_dbclk@176860/ocp/l4@4a000000/cm_core@8000/clocks/gpio4_dbclk@17706%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo1>%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo2>&/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo3>&/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo4>&/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo9?&#/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldoln@&-/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldousb@&8/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/regen1-&?/ocp/i2c@48070000/tps659038@58/tps659038_rtc4&M/ocp/i2c@48070000/tps659038@58/tps659038_pwr_button.&b/ocp/i2c@48070000/tps659038@58/tps659038_gpio-&q/ocp/i2c@48070000/tps659038@58/tps659038_usb&}/ocp/i2c@48070000/tmp102@48#&/ocp/i2c@48070000/tlv320aic3104@18&/ocp/i2c@48070000/eeprom@50n/ocp/i2c@48072000s/ocp/i2c@48060000&/ocp/i2c@48060000/rtc@6fx/ocp/i2c@4807a000&/ocp/i2c@4807c000&/ocp/mmc@4809c000&/ocp/mmc@480b4000&/ocp/mmc@480ad000&/ocp/mmc@480d1000&/ocp/mmu@40d01000&/ocp/mmu@40d02000&/ocp/mmu@58882000&/ocp/mmu@55082000&/ocp/regulator-abb-mpu&/ocp/regulator-abb-ivahd&/ocp/regulator-abb-dspeve&/ocp/regulator-abb-gpu'/ocp/spi@48098000' /ocp/spi@4809a000'/ocp/spi@480b8000'/ocp/spi@480ba000'!/ocp/qspi@4b300000#'&/ocp/ocp2scp@4a090000/phy@4A096000''//ocp/ocp2scp@4a090000/pciephy@4a094000''9/ocp/ocp2scp@4a090000/pciephy@4a095000'C/ocp/sata@4a141100&I/ocp/rtc@48838000#'H/ocp/ocp2scp@4a080000/phy@4a084000#'R/ocp/ocp2scp@4a080000/phy@4a085000#'\/ocp/ocp2scp@4a080000/phy@4a084400'f/ocp/omap_dwc3_1@48880000')/ocp/omap_dwc3_1@48880000/usb@48890000'r/ocp/omap_dwc3_2@488c0000'&x/ocp/omap_dwc3_2@488c0000/usb@488d0000'~/ocp/omap_dwc3_3@48900000''/ocp/omap_dwc3_3@48900000/usb@48910000'/ocp/elm@48078000'/ocp/gpmc@50000000'/ocp/atl@4843c000'/ocp/mcasp@48460000'/ocp/mcasp@48464000'/ocp/mcasp@48468000'/ocp/mcasp@4846c000'/ocp/mcasp@48470000'/ocp/mcasp@48474000'/ocp/mcasp@48478000'/ocp/mcasp@4847c000'/ocp/crossbar@4a002a48 /ocp/ethernet@48484000%'/ocp/ethernet@48484000/mdio@484850004'/ocp/ethernet@48484000/mdio@48485000/ethernet-phy@14'M/ocp/ethernet@48484000/mdio@48485000/ethernet-phy@2&'/ocp/ethernet@48484000/slave@48480200&'/ocp/ethernet@48484000/slave@48480300-( /ocp/ethernet@48484000/cpsw-phy-sel@4a002554(/ocp/can@481cc000(/ocp/can@481d0000(/ocp/dss@58000000#(!/ocp/dss@58000000/encoder@580600001(&/ocp/dss@58000000/encoder@58060000/port/endpoint(//ocp/epwmss@4843e000"(7/ocp/epwmss@4843e000/pwm@4843e200#(?/ocp/epwmss@4843e000/ecap@4843e100(E/ocp/epwmss@48440000"(M/ocp/epwmss@48440000/pwm@48440200#(U/ocp/epwmss@48440000/ecap@48440100([/ocp/epwmss@48442000"(c/ocp/epwmss@48442000/pwm@48442200#(k/ocp/epwmss@48442000/ecap@48442100(q/ocp/aes@4b500000(v/ocp/aes@4b700000({/ocp/des@480a5000(/ocp/sham@53100000(/ocp/rng@48090000&/ocp/ipu@58820000&/ocp/ipu@55020000(/ocp/dsp_system@41500000(/ocp/omap_dwc3_4@48940000'(/ocp/omap_dwc3_4@48940000/usb@48950000(/ocp/mmu@41501000(/ocp/mmu@41502000(/thermal-zones(/thermal-zones/cpu_thermal!(/thermal-zones/cpu_thermal/trips+(/thermal-zones/cpu_thermal/trips/cpu_alert*(/thermal-zones/cpu_thermal/trips/cpu_crit,(/thermal-zones/cpu_thermal/trips/cpu_alert1((/thermal-zones/cpu_thermal/cooling-maps) /thermal-zones/gpu_thermal*)/thermal-zones/gpu_thermal/trips/gpu_crit)"/thermal-zones/core_thermal,)//thermal-zones/core_thermal/trips/core_crit)9/thermal-zones/dspeve_thermal0)H/thermal-zones/dspeve_thermal/trips/dspeve_crit)T/thermal-zones/iva_thermal*)`/thermal-zones/iva_thermal/trips/iva_crit)i/thermal-zones/board_thermal#)w/thermal-zones/board_thermal/trips/)/thermal-zones/board_thermal/trips/board_alert.)/thermal-zones/board_thermal/trips/board_crit*)/thermal-zones/board_thermal/cooling-maps)/fixedregulator-vdd_3v3)/fixedregulator-aic_dvdd)/fixedregulator-vtt )/gpio_fan )/connector)/connector/port/endpoint )/encoder)/encoder/ports/port@0/endpoint*/encoder/ports/port@1/endpoint*/sound0 */sound0/simple-audio-card,codec *$/fs_loader@0&*//reserved-memory/ipu2-memory@95800000&*B/reserved-memory/ipu1-memory@9d000000%*U/reserved-memory/ipu1-pgtbl@95700000%*`/reserved-memory/ipu2-pgtbl@95740000 #address-cells#size-cellscompatibleinterrupt-parentmodelstdout-pathtick-timerfirmware-loaderi2c0i2c1i2c2i2c3i2c4serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9ethernet0ethernet1d_can0d_can1spi0remoteproc0remoteproc1rtc0rtc1rtc2display0usb0usb1interruptsinterrupt-controller#interrupt-cellsregphandledevice_typeoperating-points-v2clocksclock-namesclock-latencycooling-min-levelcooling-max-level#cooling-cellscpu0-supplyvoltage-tolerancesysconopp-sharedopp-hzopp-microvoltopp-supported-hwopp-suspendti,hwmodsrangesinterrupts-extendedu-boot,dm-splregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shift#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pins#syscon-cells#dma-cellsdma-requeststi,dma-safe-mapdma-mastersclock-frequencyclock-multclock-divti,max-divti,autoidle-shiftti,index-starts-at-oneti,invert-autoidle-bitti,index-power-of-twoassigned-clocksassigned-clock-ratesassigned-clock-parentsti,dividersti,set-rate-parentti,nresets#reset-cellsreg-namesbus-rangenum-laneslinux,pci-domainphysphy-namesinterrupt-map-maskinterrupt-mapstatusgpiosnum-ib-windowsnum-ob-windowsti,syscon-unaligned-access#thermal-sensor-cellspinctrl-pin-arraydma-channelsinterrupt-namesti,tptcsgpio-controller#gpio-cellsti,no-reset-on-initti,no-idle-on-initdmasdma-namesreg-shift#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-secure#hwlock-cellsti,system-power-controllerti,palmas-override-powerholdregulator-always-onregulator-boot-onwakeup-sourceti,palmas-long-press-secondsti,enable-vbus-detectionvbus-gpio#sound-dai-cellsadc-settle-msAVDD-supplyIOVDD-supplyDRVDD-supplyDVDD-supplyvcc-supplyti,dual-voltti,needs-special-resetpbias-supplymax-frequencysd-uhs-sdr104sd-uhs-sdr50sd-uhs-ddr50sd-uhs-sdr25sd-uhs-sdr12pinctrl-namespinctrl-0bus-widthcd-gpiosno-1-8-vpinctrl-1vmmc-supplyvqmmc-supplymmc-hs200-1_8vmmc-ddr-1_8vti,non-removablecap-mmc-dual-data-ratepinctrl-2#iommu-cellsti,syscon-mmuconfigti,iommu-bus-err-backti,settling-timeti,clock-cyclesti,tranxdone-status-maskti,ldovbb-override-maskti,ldovbb-vset-maskti,abb_infoti,spi-num-cssyscon-chipselectssyscon-phy-powersyscon-pllreset#phy-cellssyscon-pcsports-implementedphy-supplyutmi-modemaximum-speeddr_modesnps,dis_u3_susphy_quirksnps,dis_u2_susphy_quirkextcongpmc,num-csgpmc,num-waitpinsti,provided-clocksop-modetdm-slotsserial-dirtx-num-evtrx-num-evtti,max-irqsti,max-crossbar-sourcesti,reg-sizeti,irqs-reservedti,irqs-skipti,irqs-safe-mapcpdma_channelsale_entriesbd_ram_sizemac_controlslavesactive_slavecpts_clock_multcpts_clock_shiftti,no-idledual_emacbus_freqmax-speedmac-addressphy-handlephy-modedual_emac_res_vlansyscon-raminitsyscon-pll-ctrlvdda_video-supplysyscon-polvdda-supplyremote-endpoint#pwm-cellsiommusti,rproc-standby-infotimerswatchdog-timersmemory-regionpg-tblpolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-devicevin-supplyenable-active-highlabellinux,default-triggerdefault-stategpio-fan,speed-mapsimple-audio-card,namesimple-audio-card,widgetssimple-audio-card,routingsimple-audio-card,formatsimple-audio-card,bitclock-mastersimple-audio-card,frame-mastersimple-audio-card,bitclock-inversionsound-daiu-boot,dm-pre-relocphandlepartreusableno-mapgicwakeupgencpu0cpu0_opp_tablel4_cfgscmscm_confpbias_regulatorpbias_mmc_regscm_conf_clocksdss_deshdcp_clkehrpwm0_tbclkehrpwm1_tbclkehrpwm2_tbclksys_32k_ckdra7_pmx_coremmc1_pins_defaultmmc1_pins_sdr12mmc1_pins_hsmmc1_pins_sdr25mmc1_pins_sdr50mmc1_pins_ddr50mmc1_pins_sdr104mmc2_pins_defaultmmc2_pins_hsmmc2_pins_ddr_3_3v_rev11mmc2_pins_ddr_1_8v_rev11mmc2_pins_ddr_rev20mmc2_pins_hs200mmc4_pins_defaultmmc4_pins_hsmmc3_pins_defaultmmc3_pins_hsmmc3_pins_sdr12mmc3_pins_sdr25mmc3_pins_sdr50mmc4_pins_sdr12mmc4_pins_sdr25scm_conf1scm_conf_pciesdma_xbaredma_xbarcm_core_aoncm_core_aon_clocksatl_clkin0_ckatl_clkin1_ckatl_clkin2_ckatl_clkin3_ckhdmi_clkin_ckmlb_clkin_ckmlbp_clkin_ckpciesref_acs_clk_ckref_clkin0_ckref_clkin1_ckref_clkin2_ckref_clkin3_ckrmii_clk_cksdvenc_clkin_cksecure_32k_clk_src_cksys_clk32_crystal_cksys_clk32_pseudo_ckvirt_12000000_ckvirt_13000000_ckvirt_16800000_ckvirt_19200000_ckvirt_20000000_ckvirt_26000000_ckvirt_27000000_ckvirt_38400000_cksys_clkin2usb_otg_clkin_ckvideo1_clkin_ckvideo1_m2_clkin_ckvideo2_clkin_ckvideo2_m2_clkin_ckdpll_abe_ckdpll_abe_x2_ckdpll_abe_m2x2_ckabe_clkdpll_abe_m2_ckdpll_abe_m3x2_ckdpll_core_byp_muxdpll_core_ckdpll_core_x2_ckdpll_core_h12x2_ckmpu_dpll_hs_clk_divdpll_mpu_ckdpll_mpu_m2_ckmpu_dclk_divdsp_dpll_hs_clk_divdpll_dsp_byp_muxdpll_dsp_ckdpll_dsp_m2_ckiva_dpll_hs_clk_divdpll_iva_byp_muxdpll_iva_ckdpll_iva_m2_ckiva_dclkdpll_gpu_byp_muxdpll_gpu_ckdpll_gpu_m2_ckdpll_core_m2_ckcore_dpll_out_dclk_divdpll_ddr_byp_muxdpll_ddr_ckdpll_ddr_m2_ckdpll_gmac_byp_muxdpll_gmac_ckdpll_gmac_m2_ckvideo2_dclk_divvideo1_dclk_divhdmi_dclk_divper_dpll_hs_clk_divusb_dpll_hs_clk_diveve_dpll_hs_clk_divdpll_eve_byp_muxdpll_eve_ckdpll_eve_m2_ckeve_dclk_divdpll_core_h13x2_ckdpll_core_h14x2_ckdpll_core_h22x2_ckdpll_core_h23x2_ckdpll_core_h24x2_ckdpll_ddr_x2_ckdpll_ddr_h11x2_ckdpll_dsp_x2_ckdpll_dsp_m3x2_ckdpll_gmac_x2_ckdpll_gmac_h11x2_ckdpll_gmac_h12x2_ckdpll_gmac_h13x2_ckdpll_gmac_m3x2_ckgmii_m_clk_divhdmi_clk2_divhdmi_div_clkl3_iclk_divl4_root_clk_divvideo1_clk2_divvideo1_div_clkvideo2_clk2_divvideo2_div_clkipu1_gfclk_muxmcasp1_ahclkr_muxmcasp1_ahclkx_muxmcasp1_aux_gfclk_muxtimer5_gfclk_muxtimer6_gfclk_muxtimer7_gfclk_muxtimer8_gfclk_muxuart6_gfclk_muxdummy_ckcm_core_aon_clockdomainscm_corecm_core_clocksdpll_pcie_ref_ckdpll_pcie_ref_m2ldo_ckapll_pcie_in_clk_muxapll_pcie_ckoptfclk_pciephy1_32khzoptfclk_pciephy2_32khzoptfclk_pciephy_divoptfclk_pciephy1_clkoptfclk_pciephy2_clkoptfclk_pciephy1_div_clkoptfclk_pciephy2_div_clkapll_pcie_clkvcoldoapll_pcie_clkvcoldo_divapll_pcie_m2_ckdpll_per_byp_muxdpll_per_ckdpll_per_m2_ckfunc_96m_aon_dclk_divdpll_usb_byp_muxdpll_usb_ckdpll_usb_m2_ckdpll_pcie_ref_m2_ckdpll_per_x2_ckdpll_per_h11x2_ckdpll_per_h12x2_ckdpll_per_h13x2_ckdpll_per_h14x2_ckdpll_per_m2x2_ckdpll_usb_clkdcoldofunc_128m_clkfunc_12m_fclkfunc_24m_clkfunc_48m_fclkfunc_96m_fclkl3init_60m_fclkclkout2_clkl3init_960m_gfclkdss_32khz_clkdss_48mhz_clkdss_dss_clkdss_hdmi_clkdss_video1_clkdss_video2_clkgpio2_dbclkgpio3_dbclkgpio4_dbclkgpio5_dbclkgpio6_dbclkgpio7_dbclkgpio8_dbclkmmc1_clk32kmmc2_clk32kmmc3_clk32kmmc4_clk32ksata_ref_clkusb_otg_ss1_refclk960musb_otg_ss2_refclk960musb_phy1_always_on_clk32kusb_phy2_always_on_clk32kusb_phy3_always_on_clk32katl_dpll_clk_muxatl_gfclk_muxrmii_50mhz_clk_muxgmac_rft_clk_muxgpu_core_gclk_muxgpu_hyd_gclk_muxl3instr_ts_gclk_divmcasp2_ahclkr_muxmcasp2_ahclkx_muxmcasp2_aux_gfclk_muxmcasp3_ahclkx_muxmcasp3_aux_gfclk_muxmcasp4_ahclkx_muxmcasp4_aux_gfclk_muxmcasp5_ahclkx_muxmcasp5_aux_gfclk_muxmcasp6_ahclkx_muxmcasp6_aux_gfclk_muxmcasp7_ahclkx_muxmcasp7_aux_gfclk_muxmcasp8_ahclkx_muxmcasp8_aux_gfclk_muxmmc1_fclk_muxmmc1_fclk_divmmc2_fclk_muxmmc2_fclk_divmmc3_gfclk_muxmmc3_gfclk_divmmc4_gfclk_muxmmc4_gfclk_divqspi_gfclk_muxqspi_gfclk_divtimer10_gfclk_muxtimer11_gfclk_muxtimer13_gfclk_muxtimer14_gfclk_muxtimer15_gfclk_muxtimer16_gfclk_muxtimer2_gfclk_muxtimer3_gfclk_muxtimer4_gfclk_muxtimer9_gfclk_muxuart1_gfclk_muxuart2_gfclk_muxuart3_gfclk_muxuart4_gfclk_muxuart5_gfclk_muxuart7_gfclk_muxuart8_gfclk_muxuart9_gfclk_muxvip1_gclk_muxvip2_gclk_muxvip3_gclk_muxcm_core_clockdomainscoreaon_clkdml4_wkupcounter32kprmprm_clockssys_clkin1abe_dpll_sys_clk_muxabe_dpll_bypass_clk_muxabe_dpll_clk_muxabe_24m_fclkaess_fclkabe_giclk_divabe_lp_clk_divabe_sys_clk_divadc_gfclk_muxsys_clk1_dclk_divsys_clk2_dclk_divper_abe_x1_dclk_divdsp_gclk_divgpu_dclkemif_phy_dclk_divgmac_250m_dclk_divgmac_main_clkl3init_480m_dclk_divusb_otg_dclk_divsata_dclk_divpcie2_dclk_divpcie_dclk_divemu_dclk_divsecure_32k_dclk_divclkoutmux0_clk_muxclkoutmux1_clk_muxclkoutmux2_clk_muxcustefuse_sys_gfclk_diveve_clkhdmi_dpll_clk_muxmlb_clkmlbp_clkper_abe_x1_gfclk2_divtimer_sys_clk_divvideo1_dpll_clk_muxvideo2_dpll_clk_muxwkupaon_iclk_muxgpio1_dbclkdcan1_sys_clk_muxtimer1_gfclk_muxuart10_gfclk_muxprm_clockdomainsipu1_rstipu2_rstscm_wkuppcie1_rcpcie1_intcpcie1_eppcie2_intcocmcram1ocmcram2ocmcram3bandgapdsp1_systemdra7_iodelay_coremmc1_iodelay_ddr_rev11_confmmc1_iodelay_ddr_rev20_confmmc1_iodelay_sdr104_rev11_confmmc1_iodelay_sdr104_rev20_confmmc2_iodelay_hs200_rev11_confmmc2_iodelay_hs200_rev20_confmmc2_iodelay_ddr_3_3v_rev11_confmmc2_iodelay_ddr_1_8v_rev11_confmmc3_iodelay_manual1_rev11_confmmc3_iodelay_manual1_rev20_confmmc4_iodelay_ds_rev11_confmmc4_iodelay_ds_rev20_confmmc4_iodelay_sdr12_hs_sdr25_rev11_confmmc4_iodelay_sdr12_hs_sdr25_rev20_confsdmaedmaedma_tptc0edma_tptc1gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8uart1uart2uart3uart4uart5uart6uart7uart8uart9uart10mailbox1mailbox2mailbox3mailbox4mailbox5mbox_ipu1_ipc3xmbox_dsp1_ipc3xmailbox6mbox_ipu2_ipc3xmbox_dsp2_ipc3xmailbox7mailbox8mailbox9mailbox10mailbox11mailbox12mailbox13timer1timer2timer3timer4timer5timer6timer7timer8timer9timer10timer11timer12timer13timer14timer15timer16wdt2hwspinlocktps659038smps12_regsmps3_regsmps45_regsmps6_regsmps8_regldo1_regldo2_regldo3_regldo4_regldo9_regldoln_regldousb_regregen1tps659038_rtctps659038_pwr_buttontps659038_gpioextcon_usb2tmp102tlv320aic3104eeprommcp_rtci2c5mmc1mmc2mmc3mmc4mmu0_dsp1mmu1_dsp1mmu_ipu1mmu_ipu2abb_mpuabb_ivahdabb_dspeveabb_gpumcspi1mcspi2mcspi3mcspi4qspisata_phypcie1_phypcie2_physatausb2_phy1usb2_phy2usb3_phy1omap_dwc3_1omap_dwc3_2omap_dwc3_3usb3elmgpmcatlmcasp1mcasp2mcasp3mcasp4mcasp5mcasp6mcasp7mcasp8crossbar_mpudavinci_mdiophy0cpsw_emac0cpsw_emac1phy_seldcan1dcan2dsshdmihdmi_outepwmss0ehrpwm0ecap0epwmss1ehrpwm1ecap1epwmss2ehrpwm2ecap2aes1aes2desshamrngdsp2_systemomap_dwc3_4usb4mmu0_dsp2mmu1_dsp2thermal_zonescpu_thermalcpu_tripscpu_alert0cpu_critcpu_alert1cpu_cooling_mapsgpu_thermalgpu_critcore_thermalcore_critdspeve_thermaldspeve_critiva_thermaliva_critboard_thermalboard_tripsboard_alert0board_critboard_cooling_mapsvdd_3v3aic_dvddvtt_fixedgpio_fanhdmi0hdmi_connector_intpd12s015tpd12s015_intpd12s015_outsound0sound0_masterfs_loader0ipu2_memory_regionipu1_memory_regionipu1_pgtblipu2_pgtbl `8(*a:ti,am572x-beagle-x15ti,am5728ti,dra742ti,dra74ti,dra7& 7TI AM5728 BeagleBoard-X15 rev Cchosen=/ocp/serial@48020000I/ocp/timer@48032000 T/fs_loader@0aliasesd/ocp/i2c@48070000i/ocp/i2c@48072000n/ocp/i2c@48060000s/ocp/i2c@4807a000x/ocp/i2c@4807c000}/ocp/serial@4806a000/ocp/serial@4806c000/ocp/serial@48020000/ocp/serial@4806e000/ocp/serial@48066000/ocp/serial@48068000/ocp/serial@48420000/ocp/serial@48422000/ocp/serial@48424000/ocp/serial@4ae2b000&/ocp/ethernet@48484000/slave@48480200&/ocp/ethernet@48484000/slave@48480300/ocp/can@481cc000/ocp/can@481d0000/ocp/qspi@4b300000/ocp/ipu@58820000/ocp/ipu@55020000 /ocp/i2c@48060000/rtc@6f-/ocp/i2c@48070000/tps659038@58/tps659038_rtc/ocp/rtc@48838000 /connector'$/ocp/omap_dwc3_1@48880000/usb@48890000')/ocp/omap_dwc3_2@488c0000/usb@488d0000timerarm,armv7-timer0.   &interrupt-controller@48211000arm,cortex-a15-gic9N@_H!H! H!@ H!`  . &cinterrupt-controller@48281000&ti,omap5-wugen-mputi,omap4-wugen-mpu9N_H(&ccpuscpu@0kcpuarm,cortex-a15_wcpuc cpu@1kcpuarm,cortex-a15_wopp-tableoperating-points-v2-ti-cpucopp_nom-1000000000; , P0$5opp_od-1176000000FV @ @$socti,omap-inframpu ti,omap5-mpuAmpuocpti,dra7-l3-nocsimple-busKAl3_main_1l3_main_2 _DE R fl4@4a000000ti,dra7-l4-cfgsimple-bus KJ"fcscm@2000ti,dra7-scm-coresimple-bus_  K fcscm_conf@0sysconsimple-bus_ Kfcpbias_regulator@e00ti,pbias-dra7ti,pbias-omap_cpbias_mmc_omap5tpbias_mmc_omap5w@2Zcclockscdss_deshdcp_clk@558ti,gate-clock _Xcehrpwm0_tbclk@558ti,gate-clock _Xcehrpwm1_tbclk@558ti,gate-clock _Xcehrpwm2_tbclk@558ti,gate-clock _Xcsys_32k_ck ti,mux-clock _cPpinmux@1400ti,dra7-padconfpinctrl-single_hN9 ?cmmc1_pins_default0TX\`dhcmmc1_pins_sdr120TX\`dhcmmc1_pins_hs0TX\`dhcmmc1_pins_sdr250TX\`dhcmmc1_pins_sdr500TX\`dhc mmc1_pins_ddr500TX\`dhc!mmc1_pins_sdr1040TX\`dhc"mmc2_pins_defaultPcmmc2_pins_hsPcmmc2_pins_ddr_3_3v_rev11Pc#mmc2_pins_ddr_1_8v_rev11Pc$mmc2_pins_ddr_rev20Pcmmc2_pins_hs200Pc%mmc4_pins_default0c&mmc4_pins_hs0c'mmc3_pins_default0|c(mmc3_pins_hs0|c)mmc3_pins_sdr120|c*mmc3_pins_sdr250|c+mmc3_pins_sdr500|c,mmc4_pins_sdr120c-mmc4_pins_sdr250c.scm_conf@1c04syscon_ +cscm_conf@1c24syscon_$$cdma-router@b78ti,dra7-dma-crossbar_ x9DQa cdma-router@c78ti,dra7-dma-crossbar_ x|9DQaccm_core_aon@5000ti,dra7-cm-core-aon_P c/clocksc0atl_clkin0_ckti,dra7-atl-clockcCatl_clkin1_ckti,dra7-atl-clockcBatl_clkin2_ckti,dra7-atl-clockcAatl_clkin3_ckti,dra7-atl-clockc@hdmi_clkin_ck fixed-clockmc/mlb_clkin_ck fixed-clockmcmlbp_clkin_ck fixed-clockmcpciesref_acs_clk_ck fixed-clockmcZref_clkin0_ck fixed-clockmcEref_clkin1_ck fixed-clockmcFref_clkin2_ck fixed-clockmcGref_clkin3_ck fixed-clockmcHrmii_clk_ck fixed-clockmcqsdvenc_clkin_ck fixed-clockmc1secure_32k_clk_src_ck fixed-clockmcsys_clk32_crystal_ck fixed-clockmc sys_clk32_pseudo_ckfixed-factor-clock}bc virt_12000000_ck fixed-clockmcvirt_13000000_ck fixed-clockm]@c2virt_16800000_ck fixed-clockmYcvirt_19200000_ck fixed-clockm$cvirt_20000000_ck fixed-clockm1-cvirt_26000000_ck fixed-clockmcvirt_27000000_ck fixed-clockmcvirt_38400000_ck fixed-clockmIcsys_clkin2 fixed-clockmXcDusb_otg_clkin_ck fixed-clockmcvideo1_clkin_ck fixed-clockmc9video1_m2_clkin_ck fixed-clockmc.video2_clkin_ck fixed-clockmc:video2_m2_clkin_ck fixed-clockmc-dpll_abe_ck@1e0ti,omap4-dpll-m4xen-clock_cdpll_abe_x2_ckti,omap4-dpll-x2-clockcdpll_abe_m2x2_ck@1f0ti,divider-clock_cabe_clk@108ti,divider-clock_cdpll_abe_m2_ck@1f0ti,divider-clock_codpll_abe_m3x2_ck@1f4ti,divider-clock_cdpll_core_byp_mux@12c ti,mux-clock_,cdpll_core_ck@120ti,omap4-dpll-core-clock_ $,(cdpll_core_x2_ckti,omap4-dpll-x2-clockcdpll_core_h12x2_ck@13cti,divider-clock?_<cmpu_dpll_hs_clk_divfixed-factor-clock}cdpll_mpu_ck@160ti,omap5-mpu-dpll-clock_`dlhcdpll_mpu_m2_ck@170ti,divider-clock_pcmpu_dclk_divfixed-factor-clock}cdsp_dpll_hs_clk_divfixed-factor-clock}cdpll_dsp_byp_mux@240 ti,mux-clock_@cdpll_dsp_ck@234ti,omap4-dpll-clock_48@<#Fcdpll_dsp_m2_ck@244ti,divider-clock_D #Fc iva_dpll_hs_clk_divfixed-factor-clock}c!dpll_iva_byp_mux@1ac ti,mux-clock!_c"dpll_iva_ck@1a0ti,omap4-dpll-clock"_#Ep}@c#dpll_iva_m2_ck@1b0ti,divider-clock#_$%c$iva_dclkfixed-factor-clock$}cdpll_gpu_byp_mux@2e4 ti,mux-clock_c%dpll_gpu_ck@2d8ti,omap4-dpll-clock%_&Ly@c&dpll_gpu_m2_ck@2e8ti,divider-clock&_'_(kc'dpll_core_m2_ck@130ti,divider-clock_0c(core_dpll_out_dclk_divfixed-factor-clock(}cdpll_ddr_byp_mux@21c ti,mux-clock_c)dpll_ddr_ck@210ti,omap4-dpll-clock)_c*dpll_ddr_m2_ck@220ti,divider-clock*_ cdpll_gmac_byp_mux@2b4 ti,mux-clock_c+dpll_gmac_ck@2a8ti,omap4-dpll-clock+_c,dpll_gmac_m2_ck@2b8ti,divider-clock,_cvideo2_dclk_divfixed-factor-clock-}cvideo1_dclk_divfixed-factor-clock.}chdmi_dclk_divfixed-factor-clock/}cper_dpll_hs_clk_divfixed-factor-clock}c^usb_dpll_hs_clk_divfixed-factor-clock}cbeve_dpll_hs_clk_divfixed-factor-clock}c0dpll_eve_byp_mux@290 ti,mux-clock0_c1dpll_eve_ck@284ti,omap4-dpll-clock1_c2dpll_eve_m2_ck@294ti,divider-clock2_c3eve_dclk_divfixed-factor-clock3}cdpll_core_h13x2_ck@140ti,divider-clock?_@c3dpll_core_h14x2_ck@144ti,divider-clock?_Dcrdpll_core_h22x2_ck@154ti,divider-clock?_Tc;dpll_core_h23x2_ck@158ti,divider-clock?_Xc~dpll_core_h24x2_ck@15cti,divider-clock?_\c4dpll_ddr_x2_ckti,omap4-dpll-x2-clock*c4dpll_ddr_h11x2_ck@228ti,divider-clock4?_(c5dpll_dsp_x2_ckti,omap4-dpll-x2-clockc5dpll_dsp_m3x2_ck@248ti,divider-clock5_H6ׄc6dpll_gmac_x2_ckti,omap4-dpll-x2-clock,c7dpll_gmac_h11x2_ck@2c0ti,divider-clock7?_c8dpll_gmac_h12x2_ck@2c4ti,divider-clock7?_c6dpll_gmac_h13x2_ck@2c8ti,divider-clock7?_c7dpll_gmac_m3x2_ck@2bcti,divider-clock7_c8gmii_m_clk_divfixed-factor-clock8}c9hdmi_clk2_divfixed-factor-clock/}cNhdmi_div_clkfixed-factor-clock/}cTl3_iclk_div@100ti,divider-clock_c l4_root_clk_divfixed-factor-clock }c video1_clk2_divfixed-factor-clock9}cLvideo1_div_clkfixed-factor-clock9}cRvideo2_clk2_divfixed-factor-clock:}cMvideo2_div_clkfixed-factor-clock:}cSipu1_gfclk_mux@520 ti,mux-clock;_ <;c<mcasp1_ahclkr_mux@550 ti,mux-clock8=>?@ABCDEFGHIJ_Pcmcasp1_ahclkx_mux@550 ti,mux-clock8=>?@ABCDEFGHIJ_Pcmcasp1_aux_gfclk_mux@550 ti,mux-clockKLMN_Pctimer5_gfclk_mux@558 ti,mux-clock0OPDEFGHQRSTU_Xc:timer6_gfclk_mux@560 ti,mux-clock0OPDEFGHQRSTU_`c;timer7_gfclk_mux@568 ti,mux-clock0OPDEFGHQRSTU_hc<timer8_gfclk_mux@570 ti,mux-clock0OPDEFGHQRSTU_pc=uart6_gfclk_mux@580 ti,mux-clockVW_c>dummy_ck fixed-clockmc?clockdomainsc@cm_core@8000ti,dra7-cm-core_0cAclockscBdpll_pcie_ref_ck@200ti,omap4-dpll-clock_ cXdpll_pcie_ref_m2ldo_ck@210ti,divider-clockX_cYapll_pcie_in_clk_mux@4ae06118 ti,mux-clockYZ_c[apll_pcie_ck@21cti,dra7-apll-clock[X_ c\optfclk_pciephy1_32khz@4a0093b0ti,gate-clockP_coptfclk_pciephy2_32khz@4a0093b8ti,gate-clockP_coptfclk_pciephy_div@4a00821cti,divider-clock\_/c]optfclk_pciephy1_clk@4a0093b0ti,gate-clock\_ coptfclk_pciephy2_clk@4a0093b8ti,gate-clock\_ coptfclk_pciephy1_div_clk@4a0093b0ti,gate-clock]_ coptfclk_pciephy2_div_clk@4a0093b8ti,gate-clock]_ capll_pcie_clkvcoldofixed-factor-clock\}cCapll_pcie_clkvcoldo_divfixed-factor-clock\}cDapll_pcie_m2_ckfixed-factor-clock\}cdpll_per_byp_mux@14c ti,mux-clock^_Lc_dpll_per_ck@140ti,omap4-dpll-clock__@DLHc`dpll_per_m2_ck@150ti,divider-clock`_Pcafunc_96m_aon_dclk_divfixed-factor-clocka}cdpll_usb_byp_mux@18c ti,mux-clockb_ccdpll_usb_ck@180ti,omap4-dpll-j-type-clockc_cddpll_usb_m2_ck@190ti,divider-clockd_cgdpll_pcie_ref_m2_ck@210ti,divider-clockX_cdpll_per_x2_ckti,omap4-dpll-x2-clock`cedpll_per_h11x2_ck@158ti,divider-clocke?_Xcfdpll_per_h12x2_ck@15cti,divider-clocke?_\cjdpll_per_h13x2_ck@160ti,divider-clocke?_`c|dpll_per_h14x2_ck@164ti,divider-clocke?_dcsdpll_per_m2x2_ck@150ti,divider-clocke_PcWdpll_usb_clkdcoldofixed-factor-clockd}cifunc_128m_clkfixed-factor-clockf}cwfunc_12m_fclkfixed-factor-clockW}cEfunc_24m_clkfixed-factor-clocka}c?func_48m_fclkfixed-factor-clockW}cVfunc_96m_fclkfixed-factor-clockW}cFl3init_60m_fclk@104ti,divider-clockg_/cGclkout2_clk@6b0ti,gate-clockh_cl3init_960m_gfclk@6c0ti,gate-clocki_cndss_32khz_clk@1120ti,gate-clockP _ cHdss_48mhz_clk@1120ti,gate-clockV _ cdss_dss_clk@1120ti,gate-clockj_ ;cdss_hdmi_clk@1120ti,gate-clockk _ cdss_video1_clk@1120ti,gate-clockl _ cdss_video2_clk@1120ti,gate-clockm _ cgpio2_dbclk@1760ti,gate-clockP_`cIgpio3_dbclk@1768ti,gate-clockP_hcJgpio4_dbclk@1770ti,gate-clockP_pcKgpio5_dbclk@1778ti,gate-clockP_xcLgpio6_dbclk@1780ti,gate-clockP_cMgpio7_dbclk@1810ti,gate-clockP_cNgpio8_dbclk@1818ti,gate-clockP_cOmmc1_clk32k@1328ti,gate-clockP_(cPmmc2_clk32k@1330ti,gate-clockP_0cQmmc3_clk32k@1820ti,gate-clockP_ cRmmc4_clk32k@1828ti,gate-clockP_(cSsata_ref_clk@1388ti,gate-clock_cusb_otg_ss1_refclk960m@13f0ti,gate-clockn_cusb_otg_ss2_refclk960m@1340ti,gate-clockn_@cusb_phy1_always_on_clk32k@640ti,gate-clockP_@cusb_phy2_always_on_clk32k@688ti,gate-clockP_cusb_phy3_always_on_clk32k@698ti,gate-clockP_catl_dpll_clk_mux@c00 ti,mux-clockP9:/_ cpatl_gfclk_mux@c00 ti,mux-clock  op_ crmii_50mhz_clk_mux@13d0 ti,mux-clock8q_cTgmac_rft_clk_mux@13d0 ti,mux-clock9:o/ _cgpu_core_gclk_mux@1220 ti,mux-clock rs'_ t'ctgpu_hyd_gclk_mux@1220 ti,mux-clock rs'_ u'cul3instr_ts_gclk_div@e50ti,divider-clockv_P / cUmcasp2_ahclkr_mux@1860 ti,mux-clock8=>?@ABCDEFGHIJ_`cmcasp2_ahclkx_mux@1860 ti,mux-clock8=>?@ABCDEFGHIJ_`cmcasp2_aux_gfclk_mux@1860 ti,mux-clockKLMN_`cmcasp3_ahclkx_mux@1868 ti,mux-clock8=>?@ABCDEFGHIJ_hcmcasp3_aux_gfclk_mux@1868 ti,mux-clockKLMN_hcmcasp4_ahclkx_mux@1898 ti,mux-clock8=>?@ABCDEFGHIJ_cmcasp4_aux_gfclk_mux@1898 ti,mux-clockKLMN_cmcasp5_ahclkx_mux@1878 ti,mux-clock8=>?@ABCDEFGHIJ_xcmcasp5_aux_gfclk_mux@1878 ti,mux-clockKLMN_xcmcasp6_ahclkx_mux@1904 ti,mux-clock8=>?@ABCDEFGHIJ_cmcasp6_aux_gfclk_mux@1904 ti,mux-clockKLMN_cmcasp7_ahclkx_mux@1908 ti,mux-clock8=>?@ABCDEFGHIJ_cmcasp7_aux_gfclk_mux@1908 ti,mux-clockKLMN_cmcasp8_ahclkx_mux@1890 ti,mux-clock8=>?@ABCDEFGHIJ_cmcasp8_aux_gfclk_mux@1890 ti,mux-clockKLMN_cmmc1_fclk_mux@1328 ti,mux-clockwW_(cxmmc1_fclk_div@1328ti,divider-clockx_(cVmmc2_fclk_mux@1330 ti,mux-clockwW_0cymmc2_fclk_div@1330ti,divider-clocky_0cWmmc3_gfclk_mux@1820 ti,mux-clockVW_ czmmc3_gfclk_div@1820ti,divider-clockz_ cXmmc4_gfclk_mux@1828 ti,mux-clockVW_(c{mmc4_gfclk_div@1828ti,divider-clock{_(cYqspi_gfclk_mux@1838 ti,mux-clockw|_8c}qspi_gfclk_div@1838ti,divider-clock}_8ctimer10_gfclk_mux@1728 ti,mux-clock,OPDEFGHQRST_(cZtimer11_gfclk_mux@1730 ti,mux-clock,OPDEFGHQRST_0c[timer13_gfclk_mux@17c8 ti,mux-clock,OPDEFGHQRST_c\timer14_gfclk_mux@17d0 ti,mux-clock,OPDEFGHQRST_c]timer15_gfclk_mux@17d8 ti,mux-clock,OPDEFGHQRST_c^timer16_gfclk_mux@1830 ti,mux-clock,OPDEFGHQRST_0c_timer2_gfclk_mux@1738 ti,mux-clock,OPDEFGHQRST_8c`timer3_gfclk_mux@1740 ti,mux-clock,OPDEFGHQRST_@catimer4_gfclk_mux@1748 ti,mux-clock,OPDEFGHQRST_Hcbtimer9_gfclk_mux@1750 ti,mux-clock,OPDEFGHQRST_Pccuart1_gfclk_mux@1840 ti,mux-clockVW_@cduart2_gfclk_mux@1848 ti,mux-clockVW_Hceuart3_gfclk_mux@1850 ti,mux-clockVW_Pcfuart4_gfclk_mux@1858 ti,mux-clockVW_Xcguart5_gfclk_mux@1870 ti,mux-clockVW_pchuart7_gfclk_mux@18d0 ti,mux-clockVW_ciuart8_gfclk_mux@18e0 ti,mux-clockVW_cjuart9_gfclk_mux@18e8 ti,mux-clockVW_ckvip1_gclk_mux@1020 ti,mux-clock ~_ clvip2_gclk_mux@1028 ti,mux-clock ~_(cmvip3_gclk_mux@1030 ti,mux-clock ~_0cnclockdomainscocoreaon_clkdmti,clockdomaindcpl4@4ae00000ti,dra7-l4-wkupsimple-bus KJfcqcounter@4000ti,omap-counter32k_@@ Acounter_32kcrprm@6000ti,dra7-prmsimple-bus_`0 . K`0fcsclocksctsys_clkin1@110 ti,mux-clock_cabe_dpll_sys_clk_mux@118 ti,mux-clockD_cabe_dpll_bypass_clk_mux@114 ti,mux-clockP_cabe_dpll_clk_mux@10c ti,mux-clockP_ cabe_24m_fclk@11cti,divider-clock_/c=aess_fclk@178ti,divider-clock_xcabe_giclk_div@174ti,divider-clock_tcQabe_lp_clk_div@1d8ti,divider-clock_/ cabe_sys_clk_div@120ti,divider-clock_ c>adc_gfclk_mux@1dc ti,mux-clock DP_cusys_clk1_dclk_div@1c8ti,divider-clock@_csys_clk2_dclk_div@1ccti,divider-clockD@_cper_abe_x1_dclk_div@1bcti,divider-clocko@_cdsp_gclk_div@18cti,divider-clock @_cgpu_dclk@1a0ti,divider-clock'@_cemif_phy_dclk_div@190ti,divider-clock@_cgmac_250m_dclk_div@19cti,divider-clock@_cgmac_main_clkfixed-factor-clock}cl3init_480m_dclk_div@1acti,divider-clockg@_cusb_otg_dclk_div@184ti,divider-clock@_csata_dclk_div@1c0ti,divider-clock@_cpcie2_dclk_div@1b8ti,divider-clock@_cpcie_dclk_div@1b4ti,divider-clock@_cemu_dclk_div@194ti,divider-clock@_csecure_32k_dclk_div@1c4ti,divider-clock@_cclkoutmux0_clk_mux@158 ti,mux-clockX_XcUclkoutmux1_clk_mux@15c ti,mux-clockX_\cvclkoutmux2_clk_mux@160 ti,mux-clockX_`chcustefuse_sys_gfclk_divfixed-factor-clock}cweve_clk@180 ti,mux-clock36_cxhdmi_dpll_clk_mux@164 ti,mux-clockD_dckmlb_clk@134ti,divider-clock@_4cImlbp_clk@130ti,divider-clock@_0cJper_abe_x1_gfclk2_div@138ti,divider-clocko@_8cKtimer_sys_clk_div@144ti,divider-clock_DcOvideo1_dpll_clk_mux@168 ti,mux-clockD_hclvideo2_dpll_clk_mux@16c ti,mux-clockD_lcmwkupaon_iclk_mux@108 ti,mux-clock_cvgpio1_dbclk@1838ti,gate-clockP_8cydcan1_sys_clk_mux@1888 ti,mux-clockD_ctimer1_gfclk_mux@1840 ti,mux-clock,OPDEFGHQRST_@czuart10_gfclk_mux@1880 ti,mux-clockVW_c{clockdomainsc|ipu1_rst@510ti,dra7-reset_NYfcipu2_rst@910ti,dra7-reset_ NYfcscm_conf@c000syscon_caxi@0 simple-busKQQ0 pcie@51000000 ti,dra7-pcie_Q Q L frc_dbicsti_confconfig.kpci0K0 00pNzApcie1 pcie-phy0`okay c}interrupt-controller9Ncpcie_ep@51000000ti,dra7-pcie-ep _Q(Q LQ(&fep_dbicsti_confep_dbics2addr_space .zApcie1 pcie-phy0  disabled c~axi@1 simple-busKQQ00 disabledpcie@51800000 ti,dra7-pcie_Q Q L frc_dbicsti_confconfig.cdkpci0K0000pNzApcie2 pcie-phy0`interrupt-controller9Ncocmcram@40300000 mmio-sram_@0 K@0csram-hs@0ti,secure-ram_ocmcram@40400000 disabled mmio-sram_@@ K@@cocmcram@40500000 disabled mmio-sram_@P K@Pcbandgap@4a0021e00_J! J#, J#,J#txrxokayTa qo} defaulths fcmmc@480b4000ti,dra7-hsmmcti,omap4-hsmmc_H @ .QAmmc2=/0txrxokaya qdefaulthsddr_1_8v$5Lfcmmc@480ad000ti,dra7-hsmmcti,omap4-hsmmc_H  .YAmmc3=MNtxrx disabledaА}cmmc@480d1000ti,dra7-hsmmcti,omap4-hsmmc_H  .[Ammc4=9:txrx disableda qcmmu@40d01000ti,dra7-dsp-iommu_@ . Ammu0_dsp1Vc disabledcmmu@40d02000ti,dra7-dsp-iommu_@  . Ammu1_dsp1Vc disabledcmmu@58882000ti,dra7-iommu_X  . Ammu_ipu1Vw disabledfcmmu@55082000ti,dra7-iommu_U  . Ammu_ipu2Vw disabledfcregulator-abb-mpu ti,abb-v3tabb_mpu2(_J}J}J`J; JXDfsetup-addresscontrol-addressint-addressefuse-addressldo-addressH,@vcregulator-abb-ivahd ti,abb-v3 tabb_ivahd2(_J~4J~$J`J% J$pDfsetup-addresscontrol-addressint-addressefuse-addressldo-address@H0cregulator-abb-dspeve ti,abb-v3 tabb_dspeve2(_J~0J~ J`J% J$lDfsetup-addresscontrol-addressint-addressefuse-addressldo-address H0cregulator-abb-gpu ti,abb-v3tabb_gpu2(_J}J}J`J; JTDfsetup-addresscontrol-addressint-addressefuse-addressldo-addressHvcspi@48098000ti,omap4-mcspi_H  .<Amcspi1@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3 disabledcspi@4809a000ti,omap4-mcspi_H  .=Amcspi2 +,-.tx0rx0tx1rx1 disabledcspi@480b8000ti,omap4-mcspi_H  .VAmcspi3tx0rx0 disabledcspi@480ba000ti,omap4-mcspi_H  .+Amcspi4FGtx0rx0 disabledcqspi@4b300000ti,dra7xxx-qspi_K0\fqspi_baseqspi_mmap XAqspifck  .W disabledfcm25p80@0jedec,spi-norfocp2scp@4a090000ti,omap-ocp2scpsimple-busK_J  Aocp2scp3phy@4A096000ti,phy-pipe3-sata_J `J ddJ h@fphy_rxphy_txpll_ctrl tsysclkrefclk 1 Acpciephy@4a094000ti,phy-pipe3-pcie_J @J Ddfphy_rxphy_tx  LXY];dpll_refdpll_ref_m2wkupclkrefclkdiv-clkphy-divsysclk Acpciephy@4a095000ti,phy-pipe3-pcie_J PJ Tdfphy_rxphy_tx  LXY];dpll_refdpll_ref_m2wkupclkrefclkdiv-clkphy-divsysclk A disabledcsata@4a141100snps,dwc-ahci_JJ .1 sata-phyAsata Wokaycrtc@48838000ti,am3352-rtc_H.ArtcssPcocp2scp@4a080000ti,omap-ocp2scpsimple-busK_J  Aocp2scp1fphy@4a084000ti,dra7x-usb2ti,omap-usb2_J@ wkupclkrefclk A icphy@4a085000 ti,dra7x-usb2-phy2ti,omap-usb2_JP twkupclkrefclk A icphy@4a084400 ti,omap-usb3_JDJHdJL@fphy_rxphy_txpll_ctrl p wkupclksysclkrefclk Acomap_dwc3_1@48880000ti,dwc3 Ausb_otg_ss1_H .H tKcusb@48890000 snps,dwc3_Hp$.GGH@peripheralhostotgusb2-phyusb3-phy ~super-speed host  comap_dwc3_2@488c0000ti,dwc3 Ausb_otg_ss2_H .W tK cusb@488d0000 snps,dwc3_Hp$.IIW@peripheralhostotg usb2-phy ~high-speed peripheral  comap_dwc3_3@48900000ti,dwc3 Ausb_otg_ss3_H .X tK disabledcusb@48910000 snps,dwc3_Hp$.XXX@peripheralhostotg ~high-speed otg  celm@48078000ti,am3352-elm_H .Aelm disabledcgpmc@50000000ti,am3352-gpmcAgpmc_P| . rxtx  9NYi disabledcatl@4843c000 ti,dra7-atl_HCAatl CBA@fck disabledcmcasp@48460000ti,dra7-mcasp-audioAmcasp1_HF Efmpudat.hg@txrxtxrx fckahclkxahclkr disabledcmcasp@48464000ti,dra7-mcasp-audioAmcasp2_HF@ Efmpudat.@txrxtxrx fckahclkxahclkr disabledcmcasp@48468000ti,dra7-mcasp-audioAmcasp3_HF Ffmpudat.@txrxtxrx fckahclkxokayD      & cmcasp@4846c000ti,dra7-mcasp-audioAmcasp4_HF HC`fmpudat.@txrxtxrx fckahclkx disabledcmcasp@48470000ti,dra7-mcasp-audioAmcasp5_HG HCfmpudat.@txrxtxrx fckahclkx disabledcmcasp@48474000ti,dra7-mcasp-audioAmcasp6_HG@ HDfmpudat.@txrxtxrx fckahclkx disabledcmcasp@48478000ti,dra7-mcasp-audioAmcasp7_HG HEfmpudat.@txrxtxrx fckahclkx disabledcmcasp@4847c000ti,dra7-mcasp-audioAmcasp8_HG HE@fmpudat.@txrxtxrx fckahclkx disabledccrossbar@4a002a48ti,irq-crossbar_J*H09&N 1 = U a r  cethernet@48484000ti,dra7-cpswti,cpswAgmac fckcpts       xL _HH@HHR. 0.NOPQKokay cmdio@48485000ti,cpsw-mdioti,davinci_mdio Adavinci_mdio B@_HHPcethernet-phy@1_cethernet-phy@2_cslave@48480200  " -rgmii 6cslave@48480300  " -rgmii 6ccpsw-phy-sel@4a002554ti,dra7xx-cpsw-phy-sel_J%T fgmii-selccan@481cc000ti,dra7-d_canAdcan1_J  IX . disabledccan@481d0000ti,dra7-d_canAdcan2_HH  IX . disabledcdss@58000000 ti,dra7-dssokay Adss_core X8K(_XX@TXC XTX (fdsspll1_clkctrlpll1pll2_clkctrlpll2 fckvideo1_clkvideo2_clk hcdispc@58001000ti,dra7-dispc_X . Adss_dispcfck z4encoder@58060000 ti,dra7-hdmi _XXXXfwppllphycore .`okay Adss_hdmi fcksys_clk cportendpoint cepwmss@4843e000 ti,dra746-pwmssti,am33xx-pwmss_HC0Aepwmss0 disabledKcpwm@4843e200"ti,dra746-ehrpwmti,am3352-ehrpwm _HC  tbclkfck disabledcecap@4843e100ti,dra746-ecapti,am3352-ecap _HC fck disabledcepwmss@48440000 ti,dra746-pwmssti,am33xx-pwmss_HD0Aepwmss1 disabledKcpwm@48440200"ti,dra746-ehrpwmti,am3352-ehrpwm _HD  tbclkfck disabledcecap@48440100ti,dra746-ecapti,am3352-ecap _HD fck disabledcepwmss@48442000 ti,dra746-pwmssti,am33xx-pwmss_HD 0Aepwmss2 disabledKcpwm@48442200"ti,dra746-ehrpwmti,am3352-ehrpwm _HD"  tbclkfck disabledcecap@48442100ti,dra746-ecapti,am3352-ecap _HD! fck disabledcaes@4b500000 ti,omap4-aesAaes1_KP .Pontxrx fckcaes@4b700000 ti,omap4-aesAaes2_Kp .;rqtxrx fckcdes@480a5000 ti,omap4-desAdes_H P .Muttxrx fckcsham@53100000ti,omap5-shamAsham_K .. wrx fckcrng@48090000 ti,omap4-rngArng_H  ./ fckcipu@58820000 ti,dra7-ipu_Xfl2ramAipu1R  JU   okay  fcipu@55020000 ti,dra7-ipu_Ufl2ramAipu2R  J   okay  fcdsp_system@41500000syscon_APcomap_dwc3_4@48940000ti,dwc3 Ausb_otg_ss4_H .Z tK disabledcusb@48950000 snps,dwc3_Hp$.YYZ@peripheralhostotg ~high-speed otgcmmu@41501000ti,dra7-dsp-iommu_AP . Ammu0_dsp2Vc disabledcmmu@41502000ti,dra7-dsp-iommu_AP  . Ammu1_dsp2Vc disabledcthermal-zonesccpu_thermal    )ctripsccpu_alert 68 Brpassiveccpu_crit 6_ B rcriticalc cpu_alert1 6P Bractivec cooling-mapsc map0 M R map1 M  R gpu_thermal    )c tripsgpu_crit 6_ B rcriticalc core_thermal    )c tripscore_crit 6_ B rcriticalcdspeve_thermal    )ctripsdspeve_crit 6_ B rcriticalciva_thermal    )ctripsiva_crit 6_ B rcriticalcboard_thermal    ctripscboard_alert 6@ Bractivec board_crit 6( B rcriticalccooling-mapscmap0 M  R pmuarm,cortex-a15-pmu&.memory@0kmemory_fixedregulator-vdd_3v3regulator-fixedtvdd_3v3 a2Z2Zcfixedregulator-aic_dvddregulator-fixedtaic_dvdd_fixed aw@w@cfixedregulator-vttregulator-fixed tvtt_fixed a2Z2Z`t l  cleds gpio-ledsled0 beagle-x15:usr0   heartbeat offled1 beagle-x15:usr1  cpu0 offled2 beagle-x15:usr2  mmc0 offled3 beagle-x15:usr3  disk-activity offgpio_fan gpio-fan  2c connectorhdmi-connector hdmiracportendpoint cencoder ti,tpd12s015$  cportsport@0_endpoint cport@1_endpoint csound0simple-audio-card BeagleBoard-X15 LineLine OutLineLine In: Line OutLLOUTLine OutRLOUTMIC2LLine InMIC2RLine In dsp_b  B acsimple-audio-card,cpu simple-audio-card,codec cfs_loader@0 u-boot,fs-loader creserved-memoryKfipu2-memory@95800000shared-dma-pool_ okayfcipu1-memory@9d000000shared-dma-pool_ okayfcipu1-pgtbl@95700000_p fcipu2-pgtbl@95740000_t fc__symbols__ /interrupt-controller@48211000 /interrupt-controller@48281000 /cpus/cpu@0 /opp-table /ocp/l4@4a000000 /ocp/l4@4a000000/scm@2000% /ocp/l4@4a000000/scm@2000/scm_conf@09 /ocp/l4@4a000000/scm@2000/scm_conf@0/pbias_regulator@e00I/ocp/l4@4a000000/scm@2000/scm_conf@0/pbias_regulator@e00/pbias_mmc_omap5,/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks@$/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/dss_deshdcp_clk@558>4/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/ehrpwm0_tbclk@558>B/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/ehrpwm1_tbclk@558>P/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/ehrpwm2_tbclk@5587^/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/sys_32k_ck&i/ocp/l4@4a000000/scm@2000/pinmux@14008w/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_default6/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_sdr123/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_hs6/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_sdr256/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_sdr506/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_ddr507/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_sdr1048/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc2_pins_default3/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc2_pins_hs?/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc2_pins_ddr_3_3v_rev11?/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc2_pins_ddr_1_8v_rev11:8/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc2_pins_ddr_rev206L/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc2_pins_hs2008\/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc4_pins_default3n/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc4_pins_hs8{/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc3_pins_default3/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc3_pins_hs6/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc3_pins_sdr126/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc3_pins_sdr256/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc3_pins_sdr506/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc4_pins_sdr126/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc4_pins_sdr25(/ocp/l4@4a000000/scm@2000/scm_conf@1c04(/ocp/l4@4a000000/scm@2000/scm_conf@1c24)/ocp/l4@4a000000/scm@2000/dma-router@b78) /ocp/l4@4a000000/scm@2000/dma-router@c78"/ocp/l4@4a000000/cm_core_aon@5000)"/ocp/l4@4a000000/cm_core_aon@5000/clocks75/ocp/l4@4a000000/cm_core_aon@5000/clocks/atl_clkin0_ck7C/ocp/l4@4a000000/cm_core_aon@5000/clocks/atl_clkin1_ck7Q/ocp/l4@4a000000/cm_core_aon@5000/clocks/atl_clkin2_ck7_/ocp/l4@4a000000/cm_core_aon@5000/clocks/atl_clkin3_ck7m/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_clkin_ck6{/ocp/l4@4a000000/cm_core_aon@5000/clocks/mlb_clkin_ck7/ocp/l4@4a000000/cm_core_aon@5000/clocks/mlbp_clkin_ck=/ocp/l4@4a000000/cm_core_aon@5000/clocks/pciesref_acs_clk_ck7/ocp/l4@4a000000/cm_core_aon@5000/clocks/ref_clkin0_ck7/ocp/l4@4a000000/cm_core_aon@5000/clocks/ref_clkin1_ck7/ocp/l4@4a000000/cm_core_aon@5000/clocks/ref_clkin2_ck7/ocp/l4@4a000000/cm_core_aon@5000/clocks/ref_clkin3_ck5/ocp/l4@4a000000/cm_core_aon@5000/clocks/rmii_clk_ck9/ocp/l4@4a000000/cm_core_aon@5000/clocks/sdvenc_clkin_ck?/ocp/l4@4a000000/cm_core_aon@5000/clocks/secure_32k_clk_src_ck>/ocp/l4@4a000000/cm_core_aon@5000/clocks/sys_clk32_crystal_ck=)/ocp/l4@4a000000/cm_core_aon@5000/clocks/sys_clk32_pseudo_ck:=/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_12000000_ck:N/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_13000000_ck:_/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_16800000_ck:p/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_19200000_ck:/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_20000000_ck:/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_26000000_ck:/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_27000000_ck:/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_38400000_ck4/ocp/l4@4a000000/cm_core_aon@5000/clocks/sys_clkin2:/ocp/l4@4a000000/cm_core_aon@5000/clocks/usb_otg_clkin_ck9/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_clkin_ck</ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_m2_clkin_ck9/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_clkin_ck</ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_m2_clkin_ck9'/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_ck@1e083/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_x2_ck>B/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_m2x2_ck@1f05S/ocp/l4@4a000000/cm_core_aon@5000/clocks/abe_clk@108<[/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_m2_ck@1f0>j/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_m3x2_ck@1f4?{/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_byp_mux@12c:/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_ck@1209/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_x2_ck@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h12x2_ck@13c=/ocp/l4@4a000000/cm_core_aon@5000/clocks/mpu_dpll_hs_clk_div9/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_mpu_ck@160</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_mpu_m2_ck@1706/ocp/l4@4a000000/cm_core_aon@5000/clocks/mpu_dclk_div=/ocp/l4@4a000000/cm_core_aon@5000/clocks/dsp_dpll_hs_clk_div> /ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_byp_mux@2409/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_ck@234<*/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_m2_ck@244=9/ocp/l4@4a000000/cm_core_aon@5000/clocks/iva_dpll_hs_clk_div>M/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_iva_byp_mux@1ac9^/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_iva_ck@1a0<j/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_iva_m2_ck@1b02y/ocp/l4@4a000000/cm_core_aon@5000/clocks/iva_dclk>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gpu_byp_mux@2e49/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gpu_ck@2d8</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gpu_m2_ck@2e8=/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_m2_ck@130@/ocp/l4@4a000000/cm_core_aon@5000/clocks/core_dpll_out_dclk_div>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_byp_mux@21c9/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_ck@210</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_m2_ck@220?/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_byp_mux@2b4:/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_ck@2a8= /ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_m2_ck@2b890/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_dclk_div9@/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_dclk_div7P/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_dclk_div=^/ocp/l4@4a000000/cm_core_aon@5000/clocks/per_dpll_hs_clk_div=r/ocp/l4@4a000000/cm_core_aon@5000/clocks/usb_dpll_hs_clk_div=/ocp/l4@4a000000/cm_core_aon@5000/clocks/eve_dpll_hs_clk_div>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_eve_byp_mux@2909/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_eve_ck@284</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_eve_m2_ck@2946/ocp/l4@4a000000/cm_core_aon@5000/clocks/eve_dclk_div@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h13x2_ck@140@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h14x2_ck@144@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h22x2_ck@154@ /ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h23x2_ck@158@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h24x2_ck@15c82/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_x2_ck?A/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_h11x2_ck@2288S/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_x2_ck>b/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_m3x2_ck@2489s/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_x2_ck@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_h11x2_ck@2c0@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_h12x2_ck@2c4@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_h13x2_ck@2c8?/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_m3x2_ck@2bc8/ocp/l4@4a000000/cm_core_aon@5000/clocks/gmii_m_clk_div7/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_clk2_div6/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_div_clk9/ocp/l4@4a000000/cm_core_aon@5000/clocks/l3_iclk_div@1009/ocp/l4@4a000000/cm_core_aon@5000/clocks/l4_root_clk_div9/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_clk2_div8$/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_div_clk93/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_clk2_div8C/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_div_clk<R/ocp/l4@4a000000/cm_core_aon@5000/clocks/ipu1_gfclk_mux@520?a/ocp/l4@4a000000/cm_core_aon@5000/clocks/mcasp1_ahclkr_mux@550?s/ocp/l4@4a000000/cm_core_aon@5000/clocks/mcasp1_ahclkx_mux@550B/ocp/l4@4a000000/cm_core_aon@5000/clocks/mcasp1_aux_gfclk_mux@550>/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer5_gfclk_mux@558>/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer6_gfclk_mux@560>/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer7_gfclk_mux@568>/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer8_gfclk_mux@570=/ocp/l4@4a000000/cm_core_aon@5000/clocks/uart6_gfclk_mux@5802/ocp/l4@4a000000/cm_core_aon@5000/clocks/dummy_ck//ocp/l4@4a000000/cm_core_aon@5000/clockdomains/ocp/l4@4a000000/cm_core@8000%/ocp/l4@4a000000/cm_core@8000/clocks:'/ocp/l4@4a000000/cm_core@8000/clocks/dpll_pcie_ref_ck@200@8/ocp/l4@4a000000/cm_core@8000/clocks/dpll_pcie_ref_m2ldo_ck@210CO/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_in_clk_mux@4ae061186d/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_ck@21cEq/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy1_32khz@4a0093b0E/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy2_32khz@4a0093b8B/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy_div@4a00821cC/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy1_clk@4a0093b0C/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy2_clk@4a0093b8G/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy1_div_clk@4a0093b0G/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy2_div_clk@4a0093b89/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_clkvcoldo=#/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_clkvcoldo_div5;/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_m2_ck:K/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_byp_mux@14c5\/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_ck@1408h/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_m2_ck@150;w/ocp/l4@4a000000/cm_core@8000/clocks/func_96m_aon_dclk_div:/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_byp_mux@18c5/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_ck@1808/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_m2_ck@190=/ocp/l4@4a000000/cm_core@8000/clocks/dpll_pcie_ref_m2_ck@2104/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_x2_ck;/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h11x2_ck@158;/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h12x2_ck@15c;/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h13x2_ck@160;/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h14x2_ck@164:$/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_m2x2_ck@15085/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_clkdcoldo3H/ocp/l4@4a000000/cm_core@8000/clocks/func_128m_clk3V/ocp/l4@4a000000/cm_core@8000/clocks/func_12m_fclk2d/ocp/l4@4a000000/cm_core@8000/clocks/func_24m_clk3q/ocp/l4@4a000000/cm_core@8000/clocks/func_48m_fclk3/ocp/l4@4a000000/cm_core@8000/clocks/func_96m_fclk9/ocp/l4@4a000000/cm_core@8000/clocks/l3init_60m_fclk@1045/ocp/l4@4a000000/cm_core@8000/clocks/clkout2_clk@6b0;/ocp/l4@4a000000/cm_core@8000/clocks/l3init_960m_gfclk@6c08/ocp/l4@4a000000/cm_core@8000/clocks/dss_32khz_clk@11208/ocp/l4@4a000000/cm_core@8000/clocks/dss_48mhz_clk@11206/ocp/l4@4a000000/cm_core@8000/clocks/dss_dss_clk@11207/ocp/l4@4a000000/cm_core@8000/clocks/dss_hdmi_clk@11209/ocp/l4@4a000000/cm_core@8000/clocks/dss_video1_clk@11209/ocp/l4@4a000000/cm_core@8000/clocks/dss_video2_clk@11206/ocp/l4@4a000000/cm_core@8000/clocks/gpio2_dbclk@17606/ocp/l4@4a000000/cm_core@8000/clocks/gpio3_dbclk@17686&/ocp/l4@4a000000/cm_core@8000/clocks/gpio4_dbclk@177062/ocp/l4@4a000000/cm_core@8000/clocks/gpio5_dbclk@17786>/ocp/l4@4a000000/cm_core@8000/clocks/gpio6_dbclk@17806J/ocp/l4@4a000000/cm_core@8000/clocks/gpio7_dbclk@18106V/ocp/l4@4a000000/cm_core@8000/clocks/gpio8_dbclk@18186b/ocp/l4@4a000000/cm_core@8000/clocks/mmc1_clk32k@13286n/ocp/l4@4a000000/cm_core@8000/clocks/mmc2_clk32k@13306z/ocp/l4@4a000000/cm_core@8000/clocks/mmc3_clk32k@18206/ocp/l4@4a000000/cm_core@8000/clocks/mmc4_clk32k@18287/ocp/l4@4a000000/cm_core@8000/clocks/sata_ref_clk@1388A/ocp/l4@4a000000/cm_core@8000/clocks/usb_otg_ss1_refclk960m@13f0A/ocp/l4@4a000000/cm_core@8000/clocks/usb_otg_ss2_refclk960m@1340C/ocp/l4@4a000000/cm_core@8000/clocks/usb_phy1_always_on_clk32k@640C/ocp/l4@4a000000/cm_core@8000/clocks/usb_phy2_always_on_clk32k@688C/ocp/l4@4a000000/cm_core@8000/clocks/usb_phy3_always_on_clk32k@698:/ocp/l4@4a000000/cm_core@8000/clocks/atl_dpll_clk_mux@c007,/ocp/l4@4a000000/cm_core@8000/clocks/atl_gfclk_mux@c00=:/ocp/l4@4a000000/cm_core@8000/clocks/rmii_50mhz_clk_mux@13d0;M/ocp/l4@4a000000/cm_core@8000/clocks/gmac_rft_clk_mux@13d0<^/ocp/l4@4a000000/cm_core@8000/clocks/gpu_core_gclk_mux@1220;p/ocp/l4@4a000000/cm_core@8000/clocks/gpu_hyd_gclk_mux@1220=/ocp/l4@4a000000/cm_core@8000/clocks/l3instr_ts_gclk_div@e50</ocp/l4@4a000000/cm_core@8000/clocks/mcasp2_ahclkr_mux@1860</ocp/l4@4a000000/cm_core@8000/clocks/mcasp2_ahclkx_mux@1860?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp2_aux_gfclk_mux@1860</ocp/l4@4a000000/cm_core@8000/clocks/mcasp3_ahclkx_mux@1868?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp3_aux_gfclk_mux@1868</ocp/l4@4a000000/cm_core@8000/clocks/mcasp4_ahclkx_mux@1898?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp4_aux_gfclk_mux@1898</ocp/l4@4a000000/cm_core@8000/clocks/mcasp5_ahclkx_mux@1878?./ocp/l4@4a000000/cm_core@8000/clocks/mcasp5_aux_gfclk_mux@1878<C/ocp/l4@4a000000/cm_core@8000/clocks/mcasp6_ahclkx_mux@1904?U/ocp/l4@4a000000/cm_core@8000/clocks/mcasp6_aux_gfclk_mux@1904<j/ocp/l4@4a000000/cm_core@8000/clocks/mcasp7_ahclkx_mux@1908?|/ocp/l4@4a000000/cm_core@8000/clocks/mcasp7_aux_gfclk_mux@1908</ocp/l4@4a000000/cm_core@8000/clocks/mcasp8_ahclkx_mux@1890?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp8_aux_gfclk_mux@18908/ocp/l4@4a000000/cm_core@8000/clocks/mmc1_fclk_mux@13288/ocp/l4@4a000000/cm_core@8000/clocks/mmc1_fclk_div@13288/ocp/l4@4a000000/cm_core@8000/clocks/mmc2_fclk_mux@13308/ocp/l4@4a000000/cm_core@8000/clocks/mmc2_fclk_div@13309/ocp/l4@4a000000/cm_core@8000/clocks/mmc3_gfclk_mux@18209/ocp/l4@4a000000/cm_core@8000/clocks/mmc3_gfclk_div@18209/ocp/l4@4a000000/cm_core@8000/clocks/mmc4_gfclk_mux@18289/ocp/l4@4a000000/cm_core@8000/clocks/mmc4_gfclk_div@18289,/ocp/l4@4a000000/cm_core@8000/clocks/qspi_gfclk_mux@18389;/ocp/l4@4a000000/cm_core@8000/clocks/qspi_gfclk_div@1838<J/ocp/l4@4a000000/cm_core@8000/clocks/timer10_gfclk_mux@1728<\/ocp/l4@4a000000/cm_core@8000/clocks/timer11_gfclk_mux@1730<n/ocp/l4@4a000000/cm_core@8000/clocks/timer13_gfclk_mux@17c8</ocp/l4@4a000000/cm_core@8000/clocks/timer14_gfclk_mux@17d0</ocp/l4@4a000000/cm_core@8000/clocks/timer15_gfclk_mux@17d8</ocp/l4@4a000000/cm_core@8000/clocks/timer16_gfclk_mux@1830;/ocp/l4@4a000000/cm_core@8000/clocks/timer2_gfclk_mux@1738;/ocp/l4@4a000000/cm_core@8000/clocks/timer3_gfclk_mux@1740;/ocp/l4@4a000000/cm_core@8000/clocks/timer4_gfclk_mux@1748;/ocp/l4@4a000000/cm_core@8000/clocks/timer9_gfclk_mux@1750:/ocp/l4@4a000000/cm_core@8000/clocks/uart1_gfclk_mux@1840: /ocp/l4@4a000000/cm_core@8000/clocks/uart2_gfclk_mux@1848:/ocp/l4@4a000000/cm_core@8000/clocks/uart3_gfclk_mux@1850:*/ocp/l4@4a000000/cm_core@8000/clocks/uart4_gfclk_mux@1858::/ocp/l4@4a000000/cm_core@8000/clocks/uart5_gfclk_mux@1870:J/ocp/l4@4a000000/cm_core@8000/clocks/uart7_gfclk_mux@18d0:Z/ocp/l4@4a000000/cm_core@8000/clocks/uart8_gfclk_mux@18e0:j/ocp/l4@4a000000/cm_core@8000/clocks/uart9_gfclk_mux@18e88z/ocp/l4@4a000000/cm_core@8000/clocks/vip1_gclk_mux@10208/ocp/l4@4a000000/cm_core@8000/clocks/vip2_gclk_mux@10288/ocp/l4@4a000000/cm_core@8000/clocks/vip3_gclk_mux@1030+/ocp/l4@4a000000/cm_core@8000/clockdomains9/ocp/l4@4a000000/cm_core@8000/clockdomains/coreaon_clkdm/ocp/l4@4ae00000/ocp/l4@4ae00000/counter@4000/ocp/l4@4ae00000/prm@6000!/ocp/l4@4ae00000/prm@6000/clocks0/ocp/l4@4ae00000/prm@6000/clocks/sys_clkin1@110:/ocp/l4@4ae00000/prm@6000/clocks/abe_dpll_sys_clk_mux@118= /ocp/l4@4ae00000/prm@6000/clocks/abe_dpll_bypass_clk_mux@1146!/ocp/l4@4ae00000/prm@6000/clocks/abe_dpll_clk_mux@10c22/ocp/l4@4ae00000/prm@6000/clocks/abe_24m_fclk@11c/?/ocp/l4@4ae00000/prm@6000/clocks/aess_fclk@1783I/ocp/l4@4ae00000/prm@6000/clocks/abe_giclk_div@1744W/ocp/l4@4ae00000/prm@6000/clocks/abe_lp_clk_div@1d85f/ocp/l4@4ae00000/prm@6000/clocks/abe_sys_clk_div@1203v/ocp/l4@4ae00000/prm@6000/clocks/adc_gfclk_mux@1dc7/ocp/l4@4ae00000/prm@6000/clocks/sys_clk1_dclk_div@1c87/ocp/l4@4ae00000/prm@6000/clocks/sys_clk2_dclk_div@1cc9/ocp/l4@4ae00000/prm@6000/clocks/per_abe_x1_dclk_div@1bc2/ocp/l4@4ae00000/prm@6000/clocks/dsp_gclk_div@18c./ocp/l4@4ae00000/prm@6000/clocks/gpu_dclk@1a07/ocp/l4@4ae00000/prm@6000/clocks/emif_phy_dclk_div@1908/ocp/l4@4ae00000/prm@6000/clocks/gmac_250m_dclk_div@19c//ocp/l4@4ae00000/prm@6000/clocks/gmac_main_clk: /ocp/l4@4ae00000/prm@6000/clocks/l3init_480m_dclk_div@1ac6 /ocp/l4@4ae00000/prm@6000/clocks/usb_otg_dclk_div@1843 +/ocp/l4@4ae00000/prm@6000/clocks/sata_dclk_div@1c04 9/ocp/l4@4ae00000/prm@6000/clocks/pcie2_dclk_div@1b83 H/ocp/l4@4ae00000/prm@6000/clocks/pcie_dclk_div@1b42 V/ocp/l4@4ae00000/prm@6000/clocks/emu_dclk_div@1949 c/ocp/l4@4ae00000/prm@6000/clocks/secure_32k_dclk_div@1c48 w/ocp/l4@4ae00000/prm@6000/clocks/clkoutmux0_clk_mux@1588 /ocp/l4@4ae00000/prm@6000/clocks/clkoutmux1_clk_mux@15c8 /ocp/l4@4ae00000/prm@6000/clocks/clkoutmux2_clk_mux@1609 /ocp/l4@4ae00000/prm@6000/clocks/custefuse_sys_gfclk_div- /ocp/l4@4ae00000/prm@6000/clocks/eve_clk@1807 /ocp/l4@4ae00000/prm@6000/clocks/hdmi_dpll_clk_mux@164- /ocp/l4@4ae00000/prm@6000/clocks/mlb_clk@134. /ocp/l4@4ae00000/prm@6000/clocks/mlbp_clk@130; /ocp/l4@4ae00000/prm@6000/clocks/per_abe_x1_gfclk2_div@1387! /ocp/l4@4ae00000/prm@6000/clocks/timer_sys_clk_div@1449!/ocp/l4@4ae00000/prm@6000/clocks/video1_dpll_clk_mux@1689!//ocp/l4@4ae00000/prm@6000/clocks/video2_dpll_clk_mux@16c6!C/ocp/l4@4ae00000/prm@6000/clocks/wkupaon_iclk_mux@1082!T/ocp/l4@4ae00000/prm@6000/clocks/gpio1_dbclk@18388!`/ocp/l4@4ae00000/prm@6000/clocks/dcan1_sys_clk_mux@18887!r/ocp/l4@4ae00000/prm@6000/clocks/timer1_gfclk_mux@18407!/ocp/l4@4ae00000/prm@6000/clocks/uart10_gfclk_mux@1880'!/ocp/l4@4ae00000/prm@6000/clockdomains'!/ocp/l4@4ae00000/prm@6000/ipu1_rst@510'!/ocp/l4@4ae00000/prm@6000/ipu2_rst@910!/ocp/l4@4ae00000/scm_conf@c000!/ocp/axi@0/pcie@51000000.!/ocp/axi@0/pcie@51000000/interrupt-controller!/ocp/axi@0/pcie_ep@51000000.!/ocp/axi@1/pcie@51800000/interrupt-controller!/ocp/ocmcram@40300000!/ocp/ocmcram@40400000!/ocp/ocmcram@40500000"/ocp/bandgap@4a0021e0" /ocp/dsp_system@40d00000"/ocp/padconf@4844a0002")/ocp/padconf@4844a000/mmc1_iodelay_ddr_rev11_conf4"E/ocp/padconf@4844a000/mmc1_iodelay_ddr50_rev20_conf5"a/ocp/padconf@4844a000/mmc1_iodelay_sdr104_rev11_conf5"/ocp/padconf@4844a000/mmc1_iodelay_sdr104_rev20_conf4"/ocp/padconf@4844a000/mmc2_iodelay_hs200_rev11_conf4"/ocp/padconf@4844a000/mmc2_iodelay_hs200_rev20_conf7"/ocp/padconf@4844a000/mmc2_iodelay_ddr_3_3v_rev11_conf7"/ocp/padconf@4844a000/mmc2_iodelay_ddr_1_8v_rev11_conf0#/ocp/padconf@4844a000/mmc3_iodelay_manual1_conf0#=/ocp/padconf@4844a000/mmc3_iodelay_manual1_conf1#]/ocp/padconf@4844a000/mmc4_iodelay_ds_rev11_conf1#x/ocp/padconf@4844a000/mmc4_iodelay_ds_rev20_conf=#/ocp/padconf@4844a000/mmc4_iodelay_sdr12_hs_sdr25_rev11_conf=#/ocp/padconf@4844a000/mmc4_iodelay_sdr12_hs_sdr25_rev20_conf#/ocp/dma-controller@4a056000#/ocp/edma@43300000#/ocp/tptc@43400000#/ocp/tptc@43500000$/ocp/gpio@4ae10000$/ocp/gpio@48055000$ /ocp/gpio@48057000$/ocp/gpio@48059000$/ocp/gpio@4805b000$/ocp/gpio@4805d000$%/ocp/gpio@48051000$+/ocp/gpio@48053000$1/ocp/serial@4806a000$7/ocp/serial@4806c000$=/ocp/serial@48020000$C/ocp/serial@4806e000$I/ocp/serial@48066000$O/ocp/serial@48068000$U/ocp/serial@48420000$[/ocp/serial@48422000$a/ocp/serial@48424000$g/ocp/serial@4ae2b000$n/ocp/mailbox@4a0f4000$w/ocp/mailbox@4883a000$/ocp/mailbox@4883c000$/ocp/mailbox@4883e000$/ocp/mailbox@48840000&$/ocp/mailbox@48840000/mbox_ipu1_ipc3x&$/ocp/mailbox@48840000/mbox_dsp1_ipc3x$/ocp/mailbox@48842000&$/ocp/mailbox@48842000/mbox_ipu2_ipc3x&$/ocp/mailbox@48842000/mbox_dsp2_ipc3x$/ocp/mailbox@48844000$/ocp/mailbox@48846000$/ocp/mailbox@4885e000$/ocp/mailbox@48860000% /ocp/mailbox@48862000%/ocp/mailbox@48864000%/ocp/mailbox@48802000%'/ocp/timer@4ae18000%./ocp/timer@48032000%5/ocp/timer@48034000%%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo1>%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo2>%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo3>&/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo4>&/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo9?&/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldoln@&#/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldousb@&./ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/regen1-&5/ocp/i2c@48070000/tps659038@58/tps659038_rtc4&C/ocp/i2c@48070000/tps659038@58/tps659038_pwr_button.&X/ocp/i2c@48070000/tps659038@58/tps659038_gpio-&g/ocp/i2c@48070000/tps659038@58/tps659038_usb&s/ocp/i2c@48070000/tmp102@48#&z/ocp/i2c@48070000/tlv320aic3104@18&/ocp/i2c@48070000/eeprom@50n/ocp/i2c@48072000s/ocp/i2c@48060000&/ocp/i2c@48060000/rtc@6fx/ocp/i2c@4807a000&/ocp/i2c@4807c000&/ocp/mmc@4809c000&/ocp/mmc@480b4000&/ocp/mmc@480ad000&/ocp/mmc@480d1000&/ocp/mmu@40d01000&/ocp/mmu@40d02000&/ocp/mmu@58882000&/ocp/mmu@55082000&/ocp/regulator-abb-mpu&/ocp/regulator-abb-ivahd&/ocp/regulator-abb-dspeve&/ocp/regulator-abb-gpu&/ocp/spi@48098000'/ocp/spi@4809a000' /ocp/spi@480b8000'/ocp/spi@480ba000'/ocp/qspi@4b300000#'/ocp/ocp2scp@4a090000/phy@4A096000''%/ocp/ocp2scp@4a090000/pciephy@4a094000''//ocp/ocp2scp@4a090000/pciephy@4a095000'9/ocp/sata@4a141100&?/ocp/rtc@48838000#'>/ocp/ocp2scp@4a080000/phy@4a084000#'H/ocp/ocp2scp@4a080000/phy@4a085000#'R/ocp/ocp2scp@4a080000/phy@4a084400'\/ocp/omap_dwc3_1@48880000')/ocp/omap_dwc3_1@48880000/usb@48890000'h/ocp/omap_dwc3_2@488c0000'&n/ocp/omap_dwc3_2@488c0000/usb@488d0000't/ocp/omap_dwc3_3@48900000''/ocp/omap_dwc3_3@48900000/usb@48910000'/ocp/elm@48078000'/ocp/gpmc@50000000'/ocp/atl@4843c000'/ocp/mcasp@48460000'/ocp/mcasp@48464000'/ocp/mcasp@48468000'/ocp/mcasp@4846c000'/ocp/mcasp@48470000'/ocp/mcasp@48474000'/ocp/mcasp@48478000'/ocp/mcasp@4847c000'/ocp/crossbar@4a002a48 /ocp/ethernet@48484000%'/ocp/ethernet@48484000/mdio@484850004'/ocp/ethernet@48484000/mdio@48485000/ethernet-phy@14'C/ocp/ethernet@48484000/mdio@48485000/ethernet-phy@2&'/ocp/ethernet@48484000/slave@48480200&'/ocp/ethernet@48484000/slave@48480300-'/ocp/ethernet@48484000/cpsw-phy-sel@4a002554(/ocp/can@481cc000( /ocp/can@481d0000(/ocp/dss@58000000#(/ocp/dss@58000000/encoder@580600001(/ocp/dss@58000000/encoder@58060000/port/endpoint(%/ocp/epwmss@4843e000"(-/ocp/epwmss@4843e000/pwm@4843e200#(5/ocp/epwmss@4843e000/ecap@4843e100(;/ocp/epwmss@48440000"(C/ocp/epwmss@48440000/pwm@48440200#(K/ocp/epwmss@48440000/ecap@48440100(Q/ocp/epwmss@48442000"(Y/ocp/epwmss@48442000/pwm@48442200#(a/ocp/epwmss@48442000/ecap@48442100(g/ocp/aes@4b500000(l/ocp/aes@4b700000(q/ocp/des@480a5000(u/ocp/sham@53100000(z/ocp/rng@48090000&/ocp/ipu@58820000&/ocp/ipu@55020000(~/ocp/dsp_system@41500000(/ocp/omap_dwc3_4@48940000'(/ocp/omap_dwc3_4@48940000/usb@48950000(/ocp/mmu@41501000(/ocp/mmu@41502000(/thermal-zones(/thermal-zones/cpu_thermal!(/thermal-zones/cpu_thermal/trips+(/thermal-zones/cpu_thermal/trips/cpu_alert*(/thermal-zones/cpu_thermal/trips/cpu_crit,(/thermal-zones/cpu_thermal/trips/cpu_alert1((/thermal-zones/cpu_thermal/cooling-maps)/thermal-zones/gpu_thermal*)/thermal-zones/gpu_thermal/trips/gpu_crit)/thermal-zones/core_thermal,)%/thermal-zones/core_thermal/trips/core_crit)//thermal-zones/dspeve_thermal0)>/thermal-zones/dspeve_thermal/trips/dspeve_crit)J/thermal-zones/iva_thermal*)V/thermal-zones/iva_thermal/trips/iva_crit)_/thermal-zones/board_thermal#)m/thermal-zones/board_thermal/trips/)y/thermal-zones/board_thermal/trips/board_alert.)/thermal-zones/board_thermal/trips/board_crit*)/thermal-zones/board_thermal/cooling-maps)/fixedregulator-vdd_3v3)/fixedregulator-aic_dvdd)/fixedregulator-vtt )/gpio_fan )/connector)/connector/port/endpoint )/encoder)/encoder/ports/port@0/endpoint)/encoder/ports/port@1/endpoint*/sound0 * /sound0/simple-audio-card,codec */fs_loader@0&*%/reserved-memory/ipu2-memory@95800000&*8/reserved-memory/ipu1-memory@9d000000%*K/reserved-memory/ipu1-pgtbl@95700000%*V/reserved-memory/ipu2-pgtbl@95740000 #address-cells#size-cellscompatibleinterrupt-parentmodelstdout-pathtick-timerfirmware-loaderi2c0i2c1i2c2i2c3i2c4serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9ethernet0ethernet1d_can0d_can1spi0remoteproc0remoteproc1rtc0rtc1rtc2display0usb0usb1interruptsinterrupt-controller#interrupt-cellsregphandledevice_typeoperating-points-v2clocksclock-namesclock-latencycooling-min-levelcooling-max-level#cooling-cellscpu0-supplyvoltage-tolerancesysconopp-sharedopp-hzopp-microvoltopp-supported-hwopp-suspendti,hwmodsrangesinterrupts-extendedu-boot,dm-splregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shift#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pins#syscon-cells#dma-cellsdma-requeststi,dma-safe-mapdma-mastersclock-frequencyclock-multclock-divti,max-divti,autoidle-shiftti,index-starts-at-oneti,invert-autoidle-bitti,index-power-of-twoassigned-clocksassigned-clock-ratesassigned-clock-parentsti,dividersti,set-rate-parentti,nresets#reset-cellsreg-namesbus-rangenum-laneslinux,pci-domainphysphy-namesinterrupt-map-maskinterrupt-mapstatusgpiosnum-ib-windowsnum-ob-windowsti,syscon-unaligned-access#thermal-sensor-cellspinctrl-pin-arraydma-channelsinterrupt-namesti,tptcsgpio-controller#gpio-cellsti,no-reset-on-initti,no-idle-on-initdmasdma-namesreg-shift#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-secure#hwlock-cellsti,system-power-controllerti,palmas-override-powerholdregulator-always-onregulator-boot-onwakeup-sourceti,palmas-long-press-secondsti,enable-vbus-detectionvbus-gpio#sound-dai-cellsadc-settle-msAVDD-supplyIOVDD-supplyDRVDD-supplyDVDD-supplyvcc-supplyti,dual-voltti,needs-special-resetpbias-supplymax-frequencysd-uhs-sdr104sd-uhs-sdr50sd-uhs-ddr50sd-uhs-sdr25sd-uhs-sdr12pinctrl-namespinctrl-0bus-widthcd-gpiosno-1-8-vpinctrl-1vmmc-supplyvqmmc-supplymmc-hs200-1_8vmmc-ddr-1_8vti,non-removablecap-mmc-dual-data-ratepinctrl-2#iommu-cellsti,syscon-mmuconfigti,iommu-bus-err-backti,settling-timeti,clock-cyclesti,tranxdone-status-maskti,ldovbb-override-maskti,ldovbb-vset-maskti,abb_infoti,spi-num-cssyscon-chipselectssyscon-phy-powersyscon-pllreset#phy-cellssyscon-pcsports-implementedphy-supplyutmi-modemaximum-speeddr_modesnps,dis_u3_susphy_quirksnps,dis_u2_susphy_quirkextcongpmc,num-csgpmc,num-waitpinsti,provided-clocksop-modetdm-slotsserial-dirtx-num-evtrx-num-evtti,max-irqsti,max-crossbar-sourcesti,reg-sizeti,irqs-reservedti,irqs-skipti,irqs-safe-mapcpdma_channelsale_entriesbd_ram_sizemac_controlslavesactive_slavecpts_clock_multcpts_clock_shiftti,no-idledual_emacbus_freqmac-addressphy-handlephy-modedual_emac_res_vlansyscon-raminitsyscon-pll-ctrlvdda_video-supplysyscon-polvdda-supplyremote-endpoint#pwm-cellsiommusti,rproc-standby-infotimerswatchdog-timersmemory-regionpg-tblpolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-devicevin-supplyenable-active-highlabellinux,default-triggerdefault-stategpio-fan,speed-mapsimple-audio-card,namesimple-audio-card,widgetssimple-audio-card,routingsimple-audio-card,formatsimple-audio-card,bitclock-mastersimple-audio-card,frame-mastersimple-audio-card,bitclock-inversionsound-daiu-boot,dm-pre-relocphandlepartreusableno-mapgicwakeupgencpu0cpu0_opp_tablel4_cfgscmscm_confpbias_regulatorpbias_mmc_regscm_conf_clocksdss_deshdcp_clkehrpwm0_tbclkehrpwm1_tbclkehrpwm2_tbclksys_32k_ckdra7_pmx_coremmc1_pins_defaultmmc1_pins_sdr12mmc1_pins_hsmmc1_pins_sdr25mmc1_pins_sdr50mmc1_pins_ddr50mmc1_pins_sdr104mmc2_pins_defaultmmc2_pins_hsmmc2_pins_ddr_3_3v_rev11mmc2_pins_ddr_1_8v_rev11mmc2_pins_ddr_rev20mmc2_pins_hs200mmc4_pins_defaultmmc4_pins_hsmmc3_pins_defaultmmc3_pins_hsmmc3_pins_sdr12mmc3_pins_sdr25mmc3_pins_sdr50mmc4_pins_sdr12mmc4_pins_sdr25scm_conf1scm_conf_pciesdma_xbaredma_xbarcm_core_aoncm_core_aon_clocksatl_clkin0_ckatl_clkin1_ckatl_clkin2_ckatl_clkin3_ckhdmi_clkin_ckmlb_clkin_ckmlbp_clkin_ckpciesref_acs_clk_ckref_clkin0_ckref_clkin1_ckref_clkin2_ckref_clkin3_ckrmii_clk_cksdvenc_clkin_cksecure_32k_clk_src_cksys_clk32_crystal_cksys_clk32_pseudo_ckvirt_12000000_ckvirt_13000000_ckvirt_16800000_ckvirt_19200000_ckvirt_20000000_ckvirt_26000000_ckvirt_27000000_ckvirt_38400000_cksys_clkin2usb_otg_clkin_ckvideo1_clkin_ckvideo1_m2_clkin_ckvideo2_clkin_ckvideo2_m2_clkin_ckdpll_abe_ckdpll_abe_x2_ckdpll_abe_m2x2_ckabe_clkdpll_abe_m2_ckdpll_abe_m3x2_ckdpll_core_byp_muxdpll_core_ckdpll_core_x2_ckdpll_core_h12x2_ckmpu_dpll_hs_clk_divdpll_mpu_ckdpll_mpu_m2_ckmpu_dclk_divdsp_dpll_hs_clk_divdpll_dsp_byp_muxdpll_dsp_ckdpll_dsp_m2_ckiva_dpll_hs_clk_divdpll_iva_byp_muxdpll_iva_ckdpll_iva_m2_ckiva_dclkdpll_gpu_byp_muxdpll_gpu_ckdpll_gpu_m2_ckdpll_core_m2_ckcore_dpll_out_dclk_divdpll_ddr_byp_muxdpll_ddr_ckdpll_ddr_m2_ckdpll_gmac_byp_muxdpll_gmac_ckdpll_gmac_m2_ckvideo2_dclk_divvideo1_dclk_divhdmi_dclk_divper_dpll_hs_clk_divusb_dpll_hs_clk_diveve_dpll_hs_clk_divdpll_eve_byp_muxdpll_eve_ckdpll_eve_m2_ckeve_dclk_divdpll_core_h13x2_ckdpll_core_h14x2_ckdpll_core_h22x2_ckdpll_core_h23x2_ckdpll_core_h24x2_ckdpll_ddr_x2_ckdpll_ddr_h11x2_ckdpll_dsp_x2_ckdpll_dsp_m3x2_ckdpll_gmac_x2_ckdpll_gmac_h11x2_ckdpll_gmac_h12x2_ckdpll_gmac_h13x2_ckdpll_gmac_m3x2_ckgmii_m_clk_divhdmi_clk2_divhdmi_div_clkl3_iclk_divl4_root_clk_divvideo1_clk2_divvideo1_div_clkvideo2_clk2_divvideo2_div_clkipu1_gfclk_muxmcasp1_ahclkr_muxmcasp1_ahclkx_muxmcasp1_aux_gfclk_muxtimer5_gfclk_muxtimer6_gfclk_muxtimer7_gfclk_muxtimer8_gfclk_muxuart6_gfclk_muxdummy_ckcm_core_aon_clockdomainscm_corecm_core_clocksdpll_pcie_ref_ckdpll_pcie_ref_m2ldo_ckapll_pcie_in_clk_muxapll_pcie_ckoptfclk_pciephy1_32khzoptfclk_pciephy2_32khzoptfclk_pciephy_divoptfclk_pciephy1_clkoptfclk_pciephy2_clkoptfclk_pciephy1_div_clkoptfclk_pciephy2_div_clkapll_pcie_clkvcoldoapll_pcie_clkvcoldo_divapll_pcie_m2_ckdpll_per_byp_muxdpll_per_ckdpll_per_m2_ckfunc_96m_aon_dclk_divdpll_usb_byp_muxdpll_usb_ckdpll_usb_m2_ckdpll_pcie_ref_m2_ckdpll_per_x2_ckdpll_per_h11x2_ckdpll_per_h12x2_ckdpll_per_h13x2_ckdpll_per_h14x2_ckdpll_per_m2x2_ckdpll_usb_clkdcoldofunc_128m_clkfunc_12m_fclkfunc_24m_clkfunc_48m_fclkfunc_96m_fclkl3init_60m_fclkclkout2_clkl3init_960m_gfclkdss_32khz_clkdss_48mhz_clkdss_dss_clkdss_hdmi_clkdss_video1_clkdss_video2_clkgpio2_dbclkgpio3_dbclkgpio4_dbclkgpio5_dbclkgpio6_dbclkgpio7_dbclkgpio8_dbclkmmc1_clk32kmmc2_clk32kmmc3_clk32kmmc4_clk32ksata_ref_clkusb_otg_ss1_refclk960musb_otg_ss2_refclk960musb_phy1_always_on_clk32kusb_phy2_always_on_clk32kusb_phy3_always_on_clk32katl_dpll_clk_muxatl_gfclk_muxrmii_50mhz_clk_muxgmac_rft_clk_muxgpu_core_gclk_muxgpu_hyd_gclk_muxl3instr_ts_gclk_divmcasp2_ahclkr_muxmcasp2_ahclkx_muxmcasp2_aux_gfclk_muxmcasp3_ahclkx_muxmcasp3_aux_gfclk_muxmcasp4_ahclkx_muxmcasp4_aux_gfclk_muxmcasp5_ahclkx_muxmcasp5_aux_gfclk_muxmcasp6_ahclkx_muxmcasp6_aux_gfclk_muxmcasp7_ahclkx_muxmcasp7_aux_gfclk_muxmcasp8_ahclkx_muxmcasp8_aux_gfclk_muxmmc1_fclk_muxmmc1_fclk_divmmc2_fclk_muxmmc2_fclk_divmmc3_gfclk_muxmmc3_gfclk_divmmc4_gfclk_muxmmc4_gfclk_divqspi_gfclk_muxqspi_gfclk_divtimer10_gfclk_muxtimer11_gfclk_muxtimer13_gfclk_muxtimer14_gfclk_muxtimer15_gfclk_muxtimer16_gfclk_muxtimer2_gfclk_muxtimer3_gfclk_muxtimer4_gfclk_muxtimer9_gfclk_muxuart1_gfclk_muxuart2_gfclk_muxuart3_gfclk_muxuart4_gfclk_muxuart5_gfclk_muxuart7_gfclk_muxuart8_gfclk_muxuart9_gfclk_muxvip1_gclk_muxvip2_gclk_muxvip3_gclk_muxcm_core_clockdomainscoreaon_clkdml4_wkupcounter32kprmprm_clockssys_clkin1abe_dpll_sys_clk_muxabe_dpll_bypass_clk_muxabe_dpll_clk_muxabe_24m_fclkaess_fclkabe_giclk_divabe_lp_clk_divabe_sys_clk_divadc_gfclk_muxsys_clk1_dclk_divsys_clk2_dclk_divper_abe_x1_dclk_divdsp_gclk_divgpu_dclkemif_phy_dclk_divgmac_250m_dclk_divgmac_main_clkl3init_480m_dclk_divusb_otg_dclk_divsata_dclk_divpcie2_dclk_divpcie_dclk_divemu_dclk_divsecure_32k_dclk_divclkoutmux0_clk_muxclkoutmux1_clk_muxclkoutmux2_clk_muxcustefuse_sys_gfclk_diveve_clkhdmi_dpll_clk_muxmlb_clkmlbp_clkper_abe_x1_gfclk2_divtimer_sys_clk_divvideo1_dpll_clk_muxvideo2_dpll_clk_muxwkupaon_iclk_muxgpio1_dbclkdcan1_sys_clk_muxtimer1_gfclk_muxuart10_gfclk_muxprm_clockdomainsipu1_rstipu2_rstscm_wkuppcie1_rcpcie1_intcpcie1_eppcie2_intcocmcram1ocmcram2ocmcram3bandgapdsp1_systemdra7_iodelay_coremmc1_iodelay_ddr_rev11_confmmc1_iodelay_ddr_rev20_confmmc1_iodelay_sdr104_rev11_confmmc1_iodelay_sdr104_rev20_confmmc2_iodelay_hs200_rev11_confmmc2_iodelay_hs200_rev20_confmmc2_iodelay_ddr_3_3v_rev11_confmmc2_iodelay_ddr_1_8v_rev11_confmmc3_iodelay_manual1_rev11_confmmc3_iodelay_manual1_rev20_confmmc4_iodelay_ds_rev11_confmmc4_iodelay_ds_rev20_confmmc4_iodelay_sdr12_hs_sdr25_rev11_confmmc4_iodelay_sdr12_hs_sdr25_rev20_confsdmaedmaedma_tptc0edma_tptc1gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8uart1uart2uart3uart4uart5uart6uart7uart8uart9uart10mailbox1mailbox2mailbox3mailbox4mailbox5mbox_ipu1_ipc3xmbox_dsp1_ipc3xmailbox6mbox_ipu2_ipc3xmbox_dsp2_ipc3xmailbox7mailbox8mailbox9mailbox10mailbox11mailbox12mailbox13timer1timer2timer3timer4timer5timer6timer7timer8timer9timer10timer11timer12timer13timer14timer15timer16wdt2hwspinlocktps659038smps12_regsmps3_regsmps45_regsmps6_regsmps8_regldo1_regldo2_regldo3_regldo4_regldo9_regldoln_regldousb_regregen1tps659038_rtctps659038_pwr_buttontps659038_gpioextcon_usb2tmp102tlv320aic3104eeprommcp_rtci2c5mmc1mmc2mmc3mmc4mmu0_dsp1mmu1_dsp1mmu_ipu1mmu_ipu2abb_mpuabb_ivahdabb_dspeveabb_gpumcspi1mcspi2mcspi3mcspi4qspisata_phypcie1_phypcie2_physatausb2_phy1usb2_phy2usb3_phy1omap_dwc3_1omap_dwc3_2omap_dwc3_3usb3elmgpmcatlmcasp1mcasp2mcasp3mcasp4mcasp5mcasp6mcasp7mcasp8crossbar_mpudavinci_mdiophy0cpsw_emac0cpsw_emac1phy_seldcan1dcan2dsshdmihdmi_outepwmss0ehrpwm0ecap0epwmss1ehrpwm1ecap1epwmss2ehrpwm2ecap2aes1aes2desshamrngdsp2_systemomap_dwc3_4usb4mmu0_dsp2mmu1_dsp2thermal_zonescpu_thermalcpu_tripscpu_alert0cpu_critcpu_alert1cpu_cooling_mapsgpu_thermalgpu_critcore_thermalcore_critdspeve_thermaldspeve_critiva_thermaliva_critboard_thermalboard_tripsboard_alert0board_critboard_cooling_mapsvdd_3v3aic_dvddvtt_fixedgpio_fanhdmi0hdmi_connector_intpd12s015tpd12s015_intpd12s015_outsound0sound0_masterfs_loader0ipu2_memory_regionipu1_memory_regionipu1_pgtblipu2_pgtbl  08()x@beagle,am5729-beagleboneaiti,am5728ti,dra742ti,dra74ti,dra7&7BeagleBoard.org BeagleBone AIchosen=/ocp/serial@4806a000I/ocp/timer@48032000aliasesT/ocp/i2c@48070000Y/ocp/i2c@48072000^/ocp/i2c@48060000c/ocp/i2c@4807a000h/ocp/i2c@4807c000m/ocp/serial@4806a000u/ocp/serial@4806c000}/ocp/serial@48020000/ocp/serial@4806e000/ocp/serial@48066000/ocp/serial@48068000/ocp/serial@48420000/ocp/serial@48422000/ocp/serial@48424000/ocp/serial@4ae2b000&/ocp/ethernet@48484000/slave@48480200&/ocp/ethernet@48484000/slave@48480300/ocp/can@481cc000/ocp/can@481d0000/ocp/qspi@4b300000/ocp/ipu@58820000/ocp/ipu@55020000-/ocp/i2c@48070000/tps659038@58/tps659038_rtc/ocp/rtc@48838000 /connector@0'/ocp/omap_dwc3_1@48880000/usb@48890000'/ocp/omap_dwc3_2@488c0000/usb@488d0000timerarm,armv7-timer0   &interrupt-controller@48211000arm,cortex-a15-gic$9@JH!H! H!@ H!`   &Ninterrupt-controller@48281000&ti,omap5-wugen-mputi,omap4-wugen-mpu$9JH(&Ncpuscpu@0Vcpuarm,cortex-a15Jbv}cpuNcpu@1Vcpuarm,cortex-a15Jbopp-tableoperating-points-v2-ti-cpuNopp_nom-1000000000; , P0opp_od-1176000000FV @ @socti,omap-inframpu ti,omap5-mpu+mpuocpti,dra7-l3-nocsimple-bus5+l3_main_1l3_main_2 JDE < Pl4@4a000000ti,dra7-l4-cfgsimple-bus 5J"PN scm@2000ti,dra7-scm-coresimple-busJ  5 PN scm_conf@0sysconsimple-busJ 5PNpbias_regulator@e00ti,pbias-dra7ti,pbias-omapJN pbias_mmc_omap5^pbias_mmc_omap5mw@2ZNclocksNdss_deshdcp_clk@558ti,gate-clockv JXNehrpwm0_tbclk@558ti,gate-clockv JXNehrpwm1_tbclk@558ti,gate-clockv JXNehrpwm2_tbclk@558ti,gate-clockv JXNsys_32k_ck ti,mux-clockv JNPpinmux@1400ti,dra7-padconfpinctrl-singleJh9$ ?Nmmc1_pins_default0TX\`dhNmmc1_pins_sdr120TX\`dhNmmc1_pins_hs0TX\`dhNmmc1_pins_sdr250TX\`dhNmmc1_pins_sdr500TX\`dhNmmc1_pins_ddr500TX\`dhNmmc1_pins_sdr1040TX\`dhNmmc2_pins_defaultPNmmc2_pins_hsPNmmc2_pins_ddr_3_3v_rev11PNmmc2_pins_ddr_1_8v_rev11PNmmc2_pins_ddr_rev20PNmmc2_pins_hs200PNmmc4_pins_default0Nmmc4_pins_hs0Nmmc3_pins_default0|Nmmc3_pins_hs0|Nmmc3_pins_sdr120|Nmmc3_pins_sdr250|Nmmc3_pins_sdr500|Nmmc4_pins_sdr120N mmc4_pins_sdr250N!scm_conf@1c04sysconJ Nscm_conf@1c24sysconJ$$Ndma-router@b78ti,dra7-dma-crossbarJ x#.;K Ndma-router@c78ti,dra7-dma-crossbarJ x|#.;KNcm_core_aon@5000ti,dra7-cm-core-aonJP N"clocksN#atl_clkin0_ckti,dra7-atl-clockvNCatl_clkin1_ckti,dra7-atl-clockvNBatl_clkin2_ckti,dra7-atl-clockvNAatl_clkin3_ckti,dra7-atl-clockvN@hdmi_clkin_ck fixed-clockWN/mlb_clkin_ck fixed-clockWNmlbp_clkin_ck fixed-clockWNpciesref_acs_clk_ck fixed-clockWNZref_clkin0_ck fixed-clockWNEref_clkin1_ck fixed-clockWNFref_clkin2_ck fixed-clockWNGref_clkin3_ck fixed-clockWNHrmii_clk_ck fixed-clockWNqsdvenc_clkin_ck fixed-clockWN$secure_32k_clk_src_ck fixed-clockWNsys_clk32_crystal_ck fixed-clockWN sys_clk32_pseudo_ckfixed-factor-clockvgrbN virt_12000000_ck fixed-clockWNvirt_13000000_ck fixed-clockW]@N%virt_16800000_ck fixed-clockWYNvirt_19200000_ck fixed-clockW$Nvirt_20000000_ck fixed-clockW1-Nvirt_26000000_ck fixed-clockWNvirt_27000000_ck fixed-clockWNvirt_38400000_ck fixed-clockWINsys_clkin2 fixed-clockWXNDusb_otg_clkin_ck fixed-clockWNvideo1_clkin_ck fixed-clockWN9video1_m2_clkin_ck fixed-clockWN.video2_clkin_ck fixed-clockWN:video2_m2_clkin_ck fixed-clockWN-dpll_abe_ck@1e0ti,omap4-dpll-m4xen-clockvJNdpll_abe_x2_ckti,omap4-dpll-x2-clockvNdpll_abe_m2x2_ck@1f0ti,divider-clockv|JNabe_clk@108ti,divider-clockv|JNdpll_abe_m2_ck@1f0ti,divider-clockv|JNodpll_abe_m3x2_ck@1f4ti,divider-clockv|JNdpll_core_byp_mux@12c ti,mux-clockvJ,Ndpll_core_ck@120ti,omap4-dpll-core-clockvJ $,(Ndpll_core_x2_ckti,omap4-dpll-x2-clockvNdpll_core_h12x2_ck@13cti,divider-clockv|?J<Nmpu_dpll_hs_clk_divfixed-factor-clockvgrNdpll_mpu_ck@160ti,omap5-mpu-dpll-clockvJ`dlhNdpll_mpu_m2_ck@170ti,divider-clockv|JpNmpu_dclk_divfixed-factor-clockvgrNdsp_dpll_hs_clk_divfixed-factor-clockvgrNdpll_dsp_byp_mux@240 ti,mux-clockvJ@Ndpll_dsp_ck@234ti,omap4-dpll-clockvJ48@<#FNdpll_dsp_m2_ck@244ti,divider-clockv|JD #FN iva_dpll_hs_clk_divfixed-factor-clockvgrN!dpll_iva_byp_mux@1ac ti,mux-clockv!JN"dpll_iva_ck@1a0ti,omap4-dpll-clockv"J#Ep}@N#dpll_iva_m2_ck@1b0ti,divider-clockv#|J$%N$iva_dclkfixed-factor-clockv$grNdpll_gpu_byp_mux@2e4 ti,mux-clockvJN%dpll_gpu_ck@2d8ti,omap4-dpll-clockv%J&Ly@N&dpll_gpu_m2_ck@2e8ti,divider-clockv&|J'_(kN'dpll_core_m2_ck@130ti,divider-clockv|J0N(core_dpll_out_dclk_divfixed-factor-clockv(grNdpll_ddr_byp_mux@21c ti,mux-clockvJN)dpll_ddr_ck@210ti,omap4-dpll-clockv)JN*dpll_ddr_m2_ck@220ti,divider-clockv*|J Ndpll_gmac_byp_mux@2b4 ti,mux-clockvJN+dpll_gmac_ck@2a8ti,omap4-dpll-clockv+JN,dpll_gmac_m2_ck@2b8ti,divider-clockv,|JNvideo2_dclk_divfixed-factor-clockv-grNvideo1_dclk_divfixed-factor-clockv.grNhdmi_dclk_divfixed-factor-clockv/grNper_dpll_hs_clk_divfixed-factor-clockvgrN^usb_dpll_hs_clk_divfixed-factor-clockvgrNbeve_dpll_hs_clk_divfixed-factor-clockvgrN0dpll_eve_byp_mux@290 ti,mux-clockv0JN1dpll_eve_ck@284ti,omap4-dpll-clockv1JN2dpll_eve_m2_ck@294ti,divider-clockv2|JN3eve_dclk_divfixed-factor-clockv3grNdpll_core_h13x2_ck@140ti,divider-clockv|?J@N&dpll_core_h14x2_ck@144ti,divider-clockv|?JDNrdpll_core_h22x2_ck@154ti,divider-clockv|?JTN;dpll_core_h23x2_ck@158ti,divider-clockv|?JXN~dpll_core_h24x2_ck@15cti,divider-clockv|?J\N'dpll_ddr_x2_ckti,omap4-dpll-x2-clockv*N4dpll_ddr_h11x2_ck@228ti,divider-clockv4|?J(N(dpll_dsp_x2_ckti,omap4-dpll-x2-clockvN5dpll_dsp_m3x2_ck@248ti,divider-clockv5|JH6ׄN6dpll_gmac_x2_ckti,omap4-dpll-x2-clockv,N7dpll_gmac_h11x2_ck@2c0ti,divider-clockv7|?JN8dpll_gmac_h12x2_ck@2c4ti,divider-clockv7|?JN)dpll_gmac_h13x2_ck@2c8ti,divider-clockv7|?JN*dpll_gmac_m3x2_ck@2bcti,divider-clockv7|JN+gmii_m_clk_divfixed-factor-clockv8grN,hdmi_clk2_divfixed-factor-clockv/grNNhdmi_div_clkfixed-factor-clockv/grNTl3_iclk_div@100ti,divider-clock|JvN l4_root_clk_divfixed-factor-clockv grN video1_clk2_divfixed-factor-clockv9grNLvideo1_div_clkfixed-factor-clockv9grNRvideo2_clk2_divfixed-factor-clockv:grNMvideo2_div_clkfixed-factor-clockv:grNSipu1_gfclk_mux@520 ti,mux-clockv;J <;N<mcasp1_ahclkr_mux@550 ti,mux-clock8v=>?@ABCDEFGHIJJPNmcasp1_ahclkx_mux@550 ti,mux-clock8v=>?@ABCDEFGHIJJPNmcasp1_aux_gfclk_mux@550 ti,mux-clockvKLMNJPNtimer5_gfclk_mux@558 ti,mux-clock0vOPDEFGHQRSTUJXN-timer6_gfclk_mux@560 ti,mux-clock0vOPDEFGHQRSTUJ`N.timer7_gfclk_mux@568 ti,mux-clock0vOPDEFGHQRSTUJhN/timer8_gfclk_mux@570 ti,mux-clock0vOPDEFGHQRSTUJpN0uart6_gfclk_mux@580 ti,mux-clockvVWJN1dummy_ck fixed-clockWN2clockdomainsN3cm_core@8000ti,dra7-cm-coreJ0N4clocksN5dpll_pcie_ref_ck@200ti,omap4-dpll-clockvJ NXdpll_pcie_ref_m2ldo_ck@210ti,divider-clockvX|JNYapll_pcie_in_clk_mux@4ae06118 ti,mux-clockvYZJN[apll_pcie_ck@21cti,dra7-apll-clockv[XJ N\optfclk_pciephy1_32khz@4a0093b0ti,gate-clockvPJNoptfclk_pciephy2_32khz@4a0093b8ti,gate-clockvPJNoptfclk_pciephy_div@4a00821cti,divider-clockv\J|N]optfclk_pciephy1_clk@4a0093b0ti,gate-clockv\J Noptfclk_pciephy2_clk@4a0093b8ti,gate-clockv\J Noptfclk_pciephy1_div_clk@4a0093b0ti,gate-clockv]J Noptfclk_pciephy2_div_clk@4a0093b8ti,gate-clockv]J Napll_pcie_clkvcoldofixed-factor-clockv\grN6apll_pcie_clkvcoldo_divfixed-factor-clockv\grN7apll_pcie_m2_ckfixed-factor-clockv\grNdpll_per_byp_mux@14c ti,mux-clockv^JLN_dpll_per_ck@140ti,omap4-dpll-clockv_J@DLHN`dpll_per_m2_ck@150ti,divider-clockv`|JPNafunc_96m_aon_dclk_divfixed-factor-clockvagrNdpll_usb_byp_mux@18c ti,mux-clockvbJNcdpll_usb_ck@180ti,omap4-dpll-j-type-clockvcJNddpll_usb_m2_ck@190ti,divider-clockvd|JNgdpll_pcie_ref_m2_ck@210ti,divider-clockvX|JNdpll_per_x2_ckti,omap4-dpll-x2-clockv`Nedpll_per_h11x2_ck@158ti,divider-clockve|?JXNfdpll_per_h12x2_ck@15cti,divider-clockve|?J\Njdpll_per_h13x2_ck@160ti,divider-clockve|?J`N|dpll_per_h14x2_ck@164ti,divider-clockve|?JdNsdpll_per_m2x2_ck@150ti,divider-clockve|JPNWdpll_usb_clkdcoldofixed-factor-clockvdgrNifunc_128m_clkfixed-factor-clockvfgrNwfunc_12m_fclkfixed-factor-clockvWgrN8func_24m_clkfixed-factor-clockvagrN?func_48m_fclkfixed-factor-clockvWgrNVfunc_96m_fclkfixed-factor-clockvWgrN9l3init_60m_fclk@104ti,divider-clockvgJN:clkout2_clk@6b0ti,gate-clockvhJN;l3init_960m_gfclk@6c0ti,gate-clockviJNndss_32khz_clk@1120ti,gate-clockvP J N<dss_48mhz_clk@1120ti,gate-clockvV J Ndss_dss_clk@1120ti,gate-clockvjJ %Ndss_hdmi_clk@1120ti,gate-clockvk J Ndss_video1_clk@1120ti,gate-clockvl J Ndss_video2_clk@1120ti,gate-clockvm J Ngpio2_dbclk@1760ti,gate-clockvPJ`N=gpio3_dbclk@1768ti,gate-clockvPJhN>gpio4_dbclk@1770ti,gate-clockvPJpN?gpio5_dbclk@1778ti,gate-clockvPJxN@gpio6_dbclk@1780ti,gate-clockvPJNAgpio7_dbclk@1810ti,gate-clockvPJNBgpio8_dbclk@1818ti,gate-clockvPJNCmmc1_clk32k@1328ti,gate-clockvPJ(NDmmc2_clk32k@1330ti,gate-clockvPJ0NEmmc3_clk32k@1820ti,gate-clockvPJ NFmmc4_clk32k@1828ti,gate-clockvPJ(NGsata_ref_clk@1388ti,gate-clockvJNusb_otg_ss1_refclk960m@13f0ti,gate-clockvnJNusb_otg_ss2_refclk960m@1340ti,gate-clockvnJ@Nusb_phy1_always_on_clk32k@640ti,gate-clockvPJ@Nusb_phy2_always_on_clk32k@688ti,gate-clockvPJNusb_phy3_always_on_clk32k@698ti,gate-clockvPJNatl_dpll_clk_mux@c00 ti,mux-clockvP9:/J Npatl_gfclk_mux@c00 ti,mux-clock v opJ Nrmii_50mhz_clk_mux@13d0 ti,mux-clockv8qJNHgmac_rft_clk_mux@13d0 ti,mux-clockv9:o/ JNgpu_core_gclk_mux@1220 ti,mux-clock vrs'J t'Ntgpu_hyd_gclk_mux@1220 ti,mux-clock vrs'J u'Nul3instr_ts_gclk_div@e50ti,divider-clockvvJP  NImcasp2_ahclkr_mux@1860 ti,mux-clock8v=>?@ABCDEFGHIJJ`Nmcasp2_ahclkx_mux@1860 ti,mux-clock8v=>?@ABCDEFGHIJJ`Nmcasp2_aux_gfclk_mux@1860 ti,mux-clockvKLMNJ`Nmcasp3_ahclkx_mux@1868 ti,mux-clock8v=>?@ABCDEFGHIJJhNmcasp3_aux_gfclk_mux@1868 ti,mux-clockvKLMNJhNmcasp4_ahclkx_mux@1898 ti,mux-clock8v=>?@ABCDEFGHIJJNmcasp4_aux_gfclk_mux@1898 ti,mux-clockvKLMNJNmcasp5_ahclkx_mux@1878 ti,mux-clock8v=>?@ABCDEFGHIJJxNmcasp5_aux_gfclk_mux@1878 ti,mux-clockvKLMNJxNmcasp6_ahclkx_mux@1904 ti,mux-clock8v=>?@ABCDEFGHIJJNmcasp6_aux_gfclk_mux@1904 ti,mux-clockvKLMNJNmcasp7_ahclkx_mux@1908 ti,mux-clock8v=>?@ABCDEFGHIJJNmcasp7_aux_gfclk_mux@1908 ti,mux-clockvKLMNJNmcasp8_ahclkx_mux@1890 ti,mux-clock8v=>?@ABCDEFGHIJJNmcasp8_aux_gfclk_mux@1890 ti,mux-clockvKLMNJNmmc1_fclk_mux@1328 ti,mux-clockvwWJ(Nxmmc1_fclk_div@1328ti,divider-clockvx|J(NJmmc2_fclk_mux@1330 ti,mux-clockvwWJ0Nymmc2_fclk_div@1330ti,divider-clockvy|J0NKmmc3_gfclk_mux@1820 ti,mux-clockvVWJ Nzmmc3_gfclk_div@1820ti,divider-clockvz|J NLmmc4_gfclk_mux@1828 ti,mux-clockvVWJ(N{mmc4_gfclk_div@1828ti,divider-clockv{|J(NMqspi_gfclk_mux@1838 ti,mux-clockvw|J8N}qspi_gfclk_div@1838ti,divider-clockv}|J8Ntimer10_gfclk_mux@1728 ti,mux-clock,vOPDEFGHQRSTJ(NNtimer11_gfclk_mux@1730 ti,mux-clock,vOPDEFGHQRSTJ0NOtimer13_gfclk_mux@17c8 ti,mux-clock,vOPDEFGHQRSTJNPtimer14_gfclk_mux@17d0 ti,mux-clock,vOPDEFGHQRSTJNQtimer15_gfclk_mux@17d8 ti,mux-clock,vOPDEFGHQRSTJNRtimer16_gfclk_mux@1830 ti,mux-clock,vOPDEFGHQRSTJ0NStimer2_gfclk_mux@1738 ti,mux-clock,vOPDEFGHQRSTJ8NTtimer3_gfclk_mux@1740 ti,mux-clock,vOPDEFGHQRSTJ@NUtimer4_gfclk_mux@1748 ti,mux-clock,vOPDEFGHQRSTJHNVtimer9_gfclk_mux@1750 ti,mux-clock,vOPDEFGHQRSTJPNWuart1_gfclk_mux@1840 ti,mux-clockvVWJ@NXuart2_gfclk_mux@1848 ti,mux-clockvVWJHNYuart3_gfclk_mux@1850 ti,mux-clockvVWJPNZuart4_gfclk_mux@1858 ti,mux-clockvVWJXN[uart5_gfclk_mux@1870 ti,mux-clockvVWJpN\uart7_gfclk_mux@18d0 ti,mux-clockvVWJN]uart8_gfclk_mux@18e0 ti,mux-clockvVWJN^uart9_gfclk_mux@18e8 ti,mux-clockvVWJN_vip1_gclk_mux@1020 ti,mux-clockv ~J N`vip2_gclk_mux@1028 ti,mux-clockv ~J(Navip3_gclk_mux@1030 ti,mux-clockv ~J0NbclockdomainsNccoreaon_clkdmti,clockdomainvdNdl4@4ae00000ti,dra7-l4-wkupsimple-bus 5JNecounter@4000ti,omap-counter32kJ@@ +counter_32kNfprm@6000ti,dra7-prmsimple-busJ`0  5`0NgclocksNhsys_clkin1@110 ti,mux-clockvJNabe_dpll_sys_clk_mux@118 ti,mux-clockvDJNabe_dpll_bypass_clk_mux@114 ti,mux-clockvPJNabe_dpll_clk_mux@10c ti,mux-clockvPJ Nabe_24m_fclk@11cti,divider-clockvJN=aess_fclk@178ti,divider-clockvJx|Nabe_giclk_div@174ti,divider-clockvJt|NQabe_lp_clk_div@1d8ti,divider-clockvJ Nabe_sys_clk_div@120ti,divider-clockvJ |N>adc_gfclk_mux@1dc ti,mux-clock vDPJNisys_clk1_dclk_div@1c8ti,divider-clockv|@JNsys_clk2_dclk_div@1ccti,divider-clockvD|@JNper_abe_x1_dclk_div@1bcti,divider-clockvo|@JNdsp_gclk_div@18cti,divider-clockv |@JNgpu_dclk@1a0ti,divider-clockv'|@JNemif_phy_dclk_div@190ti,divider-clockv|@JNgmac_250m_dclk_div@19cti,divider-clockv|@JNgmac_main_clkfixed-factor-clockvgrNl3init_480m_dclk_div@1acti,divider-clockvg|@JNusb_otg_dclk_div@184ti,divider-clockv|@JNsata_dclk_div@1c0ti,divider-clockv|@JNpcie2_dclk_div@1b8ti,divider-clockv|@JNpcie_dclk_div@1b4ti,divider-clockv|@JNemu_dclk_div@194ti,divider-clockv|@JNsecure_32k_dclk_div@1c4ti,divider-clockv|@JNclkoutmux0_clk_mux@158 ti,mux-clockXvJXNUclkoutmux1_clk_mux@15c ti,mux-clockXvJ\Njclkoutmux2_clk_mux@160 ti,mux-clockXvJ`Nhcustefuse_sys_gfclk_divfixed-factor-clockvgrNkeve_clk@180 ti,mux-clockv36JNlhdmi_dpll_clk_mux@164 ti,mux-clockvDJdNkmlb_clk@134ti,divider-clockv|@J4NImlbp_clk@130ti,divider-clockv|@J0NJper_abe_x1_gfclk2_div@138ti,divider-clockvo|@J8NKtimer_sys_clk_div@144ti,divider-clockvJD|NOvideo1_dpll_clk_mux@168 ti,mux-clockvDJhNlvideo2_dpll_clk_mux@16c ti,mux-clockvDJlNmwkupaon_iclk_mux@108 ti,mux-clockvJNvgpio1_dbclk@1838ti,gate-clockvPJ8Nmdcan1_sys_clk_mux@1888 ti,mux-clockvDJNtimer1_gfclk_mux@1840 ti,mux-clock,vOPDEFGHQRSTJ@Nnuart10_gfclk_mux@1880 ti,mux-clockvVWJNoclockdomainsNpipu1_rst@510ti,dra7-resetJ8CNipu2_rst@910ti,dra7-resetJ 8CNscm_conf@c000sysconJNaxi@0 simple-bus5QQ0 pcie@51000000 ti,dra7-pcieJQ Q L Prc_dbicsti_confconfigVpci050 00Z9dn+pcie1 pcie-phy0` disabledNqinterrupt-controller$9Npcie_ep@51000000ti,dra7-pcie-ep JQ(Q LQ(&Pep_dbicsti_confep_dbics2addr_space d+pcie1 pcie-phy0  disabledNraxi@1 simple-bus5QQ00 disabledpcie@51800000 ti,dra7-pcieJQ Q L Prc_dbicsti_confconfigcdVpci050000Z9dn+pcie2 pcie-phy0`interrupt-controller$9Nocmcram@40300000 mmio-sramJ@0 5@0Nssram-hs@0ti,secure-ramJocmcram@40400000 disabled mmio-sramJ@@ 5@@Ntocmcram@40500000 disabled mmio-sramJ@P 5@PNubandgap@4a0021e00JJ! J#, J#,J#O_/oregulatorssmps12^smps12m P  Nsmps3^smps3mpp  Nsmps45^smps45m P  Nsmps6^smps6m P  Nsmps7^smps7m P0  Nsmps8^smps8Nsmps9^smps9m2Z2Z  Nldo1^ldo1mw@2Z  Nldo2^ldo2mw@w@  Nldo3^ldo3mw@w@  Nldo4^ldo4mw@w@  Nldo9^ldo9m @@  Nldoln^ldolnmw@w@  Nldousb^ldousbm2Z2Z  Nldortc^ldortcmw@w@  Nregen1^regen1  Nregen2^regen2  Ntps659038_rtcti,palmas-rtc&2Ntps659038_pwr_buttonti,palmas-pwrbutton&2@ Ntps659038_gpioti,palmas-gpio=MNi2c@48072000 ti,omap4-i2cJH  4+i2c2 disabledNi2c@48060000 ti,omap4-i2cJH 8+i2c3 disabledNi2c@4807a000 ti,omap4-i2cJH 9+i2c4okayWNi2c@4807c000 ti,omap4-i2cJH 7+i2c5 disabledNmmc@4809c000ti,dra7-hsmmcti,omap4-hsmmcJH  N+mmc1]jY=>^txrxokay q  defaultPNmmc@480b4000ti,dra7-hsmmcti,omap4-hsmmcJH @ Q+mmc2jY/0^txrxokay q"1>AO defaulthsddr_1_8vhs200_1_8vZdnPNmmc@480ad000ti,dra7-hsmmcti,omap4-hsmmcJH  Y+mmc3jYMN^txrx disabledАNmmc@480d1000ti,dra7-hsmmcti,omap4-hsmmcJH  [+mmc4jY9:^txrxokayn6x>AONwifi@1okayJbrcm,bcm4329-fmac& $host-wakeNmmu@40d01000ti,dra7-dsp-iommuJ@  +mmu0_dsp1 disabledNmmu@40d02000ti,dra7-dsp-iommuJ@   +mmu1_dsp1 disabledNmmu@58882000ti,dra7-iommuJX   +mmu_ipu1  disabledNmmu@55082000ti,dra7-iommuJU   +mmu_ipu2  disabledNregulator-abb-mpu ti,abb-v3^abb_mpuv 2 .(JJ}J}J`J; JXDPsetup-addresscontrol-addressint-addressefuse-addressldo-address > W oH ,@vNregulator-abb-ivahd ti,abb-v3 ^abb_ivahdv 2 .(JJ~4J~$J`J% J$pDPsetup-addresscontrol-addressint-addressefuse-addressldo-address >@ W oH 0Nregulator-abb-dspeve ti,abb-v3 ^abb_dspevev 2 .(JJ~0J~ J`J% J$lDPsetup-addresscontrol-addressint-addressefuse-addressldo-address >  W oH 0Nregulator-abb-gpu ti,abb-v3^abb_gpuv 2 .(JJ}J}J`J; JTDPsetup-addresscontrol-addressint-addressefuse-addressldo-address > W oH vNspi@48098000ti,omap4-mcspiJH  <+mcspi1 @Y#$%&'()* ^tx0rx0tx1rx1tx2rx2tx3rx3 disabledNspi@4809a000ti,omap4-mcspiJH  =+mcspi2  Y+,-.^tx0rx0tx1rx1 disabledNspi@480b8000ti,omap4-mcspiJH  V+mcspi3 Y^tx0rx0okay Nsn65hvs882@0 pisosr-gpio=MJ B@ Nspi@480ba000ti,omap4-mcspiJH  ++mcspi4 YFG^tx0rx0 disabledNqspi@4b300000ti,dra7xxx-qspiJK0\Pqspi_baseqspi_mmap X+qspiv}fck  W disabledPNm25p80@0jedec,spi-norPocp2scp@4a090000ti,omap-ocp2scpsimple-bus5JJ  +ocp2scp3phy@4A096000ti,phy-pipe3-sataJJ `J ddJ h@Pphy_rxphy_txpll_ctrl tv}sysclkrefclk   disabledNpciephy@4a094000ti,phy-pipe3-pcieJJ @J DdPphy_rxphy_tx  vXY];}dpll_refdpll_ref_m2wkupclkrefclkdiv-clkphy-divsysclk Npciephy@4a095000ti,phy-pipe3-pcieJJ PJ TdPphy_rxphy_tx  vXY];}dpll_refdpll_ref_m2wkupclkrefclkdiv-clkphy-divsysclk  disabledNsata@4a141100snps,dwc-ahciJJJ 1 sata-phyv+sata  disabledNrtc@48838000ti,am3352-rtcJH+rtcssvPNocp2scp@4a080000ti,omap-ocp2scpsimple-bus5JJ  +ocp2scp1Pphy@4a084000ti,dra7x-usb2ti,omap-usb2JJ@ v}wkupclkrefclk  +Nphy@4a085000 ti,dra7x-usb2-phy2ti,omap-usb2JJP tv}wkupclkrefclk  +Nphy@4a084400 ti,omap-usb3JJDJHdJL@Pphy_rxphy_txpll_ctrl p v}wkupclksysclkrefclk Nomap_dwc3_1@48880000ti,dwc3 +usb_otg_ss1JH H 65 @Nusb@48890000 snps,dwc3JHp$GGH$peripheralhostotgusb2-phyusb3-phy Gsuper-speed Uotg ] vokayNomap_dwc3_2@488c0000ti,dwc3 +usb_otg_ss2JH W 65Nusb@488d0000 snps,dwc3JHp$IIW$peripheralhostotg usb2-phy Ghigh-speed Uhost ] vokayNomap_dwc3_3@48900000ti,dwc3 +usb_otg_ss3JH X 65 disabledNusb@48910000 snps,dwc3JHp$XXX$peripheralhostotg Ghigh-speed Uotg ] vNelm@48078000ti,am3352-elmJH +elm disabledNgpmc@50000000ti,am3352-gpmc+gpmcJP|  Y^rxtx  $9=M disabledNatl@4843c000 ti,dra7-atlJHC+atl CBA@v}fck disabledNmcasp@48460000ti,dra7-mcasp-audio+mcasp1JHF EPmpudathg$txrxY^txrx v}fckahclkxahclkr disabledNmcasp@48464000ti,dra7-mcasp-audio+mcasp2JHF@ EPmpudat$txrxY^txrx v}fckahclkxahclkr disabledNmcasp@48468000ti,dra7-mcasp-audio+mcasp3JHF FPmpudat$txrxY^txrxv }fckahclkx disabledNmcasp@4846c000ti,dra7-mcasp-audio+mcasp4JHF HC`Pmpudat$txrxY^txrxv }fckahclkx disabledNmcasp@48470000ti,dra7-mcasp-audio+mcasp5JHG HCPmpudat$txrxY^txrxv }fckahclkx disabledNmcasp@48474000ti,dra7-mcasp-audio+mcasp6JHG@ HDPmpudat$txrxY^txrxv }fckahclkx disabledNmcasp@48478000ti,dra7-mcasp-audio+mcasp7JHG HEPmpudat$txrxY^txrxv }fckahclkx disabledNmcasp@4847c000ti,dra7-mcasp-audio+mcasp8JHG HE@Pmpudat$txrxY^txrxv }fckahclkx disabledNcrossbar@4a002a48ti,irq-crossbarJJ*H0$&9       Nethernet@48484000ti,dra7-cpswti,cpsw+gmacv }fckcpts  . :  F  R Y fxL vJHH@HHR. 0NOPQ5okayNmdio@48485000ti,cpsw-mdioti,davinci_mdio +davinci_mdio B@JHHP  Nethernet-phy@1J  Nslave@48480200   rgmiiNslave@48480300 Ncpsw-phy-sel@4a002554ti,dra7xx-cpsw-phy-selJJ%T Pgmii-selNcan@481cc000ti,dra7-d_can+dcan1JJ  X v disabledNcan@481d0000ti,dra7-d_can+dcan2JHH  X v disabledNdss@58000000 ti,dra7-dssokay +dss_core 85(JXX@TXC XTX (Pdsspll1_clkctrlpll1pll2_clkctrlpll2 v}fckvideo1_clkvideo2_clk Ndispc@58001000ti,dra7-dispcJX  +dss_dispcv}fck )4encoder@58060000 ti,dra7-hdmi JXXXXPwppllphycore `okay +dss_hdmiv }fcksys_clk 4Nportendpoint @N epwmss@4843e000 ti,dra746-pwmssti,am33xx-pwmssJHC0+epwmss0 disabled5Npwm@4843e200"ti,dra746-ehrpwmti,am3352-ehrpwm PJHCv  }tbclkfck disabledNecap@4843e100ti,dra746-ecapti,am3352-ecap PJHCv }fck disabledNepwmss@48440000 ti,dra746-pwmssti,am33xx-pwmssJHD0+epwmss1 disabled5Npwm@48440200"ti,dra746-ehrpwmti,am3352-ehrpwm PJHDv  }tbclkfck disabledNecap@48440100ti,dra746-ecapti,am3352-ecap PJHDv }fck disabledNepwmss@48442000 ti,dra746-pwmssti,am33xx-pwmssJHD 0+epwmss2 disabled5Npwm@48442200"ti,dra746-ehrpwmti,am3352-ehrpwm PJHD"v  }tbclkfck disabledNecap@48442100ti,dra746-ecapti,am3352-ecap PJHD!v }fck disabledNaes@4b500000 ti,omap4-aes+aes1JKP PYon^txrxv }fckNaes@4b700000 ti,omap4-aes+aes2JKp ;Yrq^txrxv }fckNdes@480a5000 ti,omap4-des+desJH P MYut^txrxv }fckNsham@53100000ti,omap5-sham+shamJK . Yw^rxv }fckNrng@48090000 ti,omap4-rng+rngJH  /v }fckNipu@58820000 ti,dra7-ipuJXPl2ram+ipu1< [ bJU  x Nipu@55020000 ti,dra7-ipuJUPl2ram+ipu2< [ bJ  x Ndsp_system@41500000sysconJAPNomap_dwc3_4@48940000ti,dwc3 +usb_otg_ss4JH Z 65 disabledNusb@48950000 snps,dwc3JHp$YYZ$peripheralhostotg Ghigh-speed UotgNmmu@41501000ti,dra7-dsp-iommuJAP  +mmu0_dsp2 disabledNmmu@41502000ti,dra7-dsp-iommuJAP   +mmu1_dsp2 disabledNthermal-zonesNcpu_thermal    NtripsNcpu_alert  ]passiveNcpu_crit L  ]criticalNcooling-mapsNmap0  gpu_thermal    Ntripsgpu_crit L  ]criticalNcore_thermal    Ntripscore_crit L  ]criticalNdspeve_thermal    N tripsdspeve_crit L  ]criticalN iva_thermal    N tripsiva_crit L  ]criticalN pmuarm,cortex-a15-pmu&memory@0VmemoryJ@gpioregulator-vdd_adcregulator-gpio^vdd_adc mw@2Z    w@2ZN fixedregulator-vdd_5vregulator-fixed^vdd_5vmLK@LK@  Nfixedregulator-vttregulator-fixed ^vtt_fixed m2Z2Z  Nleds gpio-ledsled0 beaglebone:green:usr0  heartbeat )offled1 beaglebone:green:usr1  mmc0 )offled2 beaglebone:green:usr2  cpu )offled3 beaglebone:green:usr3  mmc1 )offled4 beaglebone:green:usr4  netdev )offconnector@0hdmi-connector hdmi]aNportendpoint @N encoder@0 ti,tpd12s015 Nportsport@0Jendpoint@0 @ Nport@1Jendpoint@0 @ Nemmc_pwrseqmmc-pwrseq-emmc Nbrcmf_pwrseqmmc-pwrseq-simple Nextcon_usb1linux,extcon-usb-gpio 7 N N__symbols__ V/interrupt-controller@48211000 Z/interrupt-controller@48281000 d/cpus/cpu@0 i/opp-table x/ocp/l4@4a000000 /ocp/l4@4a000000/scm@2000% /ocp/l4@4a000000/scm@2000/scm_conf@09 /ocp/l4@4a000000/scm@2000/scm_conf@0/pbias_regulator@e00I /ocp/l4@4a000000/scm@2000/scm_conf@0/pbias_regulator@e00/pbias_mmc_omap5, /ocp/l4@4a000000/scm@2000/scm_conf@0/clocks@ /ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/dss_deshdcp_clk@558> /ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/ehrpwm0_tbclk@558> /ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/ehrpwm1_tbclk@558> /ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/ehrpwm2_tbclk@5587 /ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/sys_32k_ck& /ocp/l4@4a000000/scm@2000/pinmux@14008 /ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_default6/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_sdr123//ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_hs6/ocp/l4@4a000000/cm_core_aon@5000/clocks/sys_clk32_crystal_ck=/ocp/l4@4a000000/cm_core_aon@5000/clocks/sys_clk32_pseudo_ck:/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_12000000_ck:/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_13000000_ck:/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_16800000_ck:/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_19200000_ck:/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_20000000_ck:(/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_26000000_ck:9/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_27000000_ck:J/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_38400000_ck4[/ocp/l4@4a000000/cm_core_aon@5000/clocks/sys_clkin2:f/ocp/l4@4a000000/cm_core_aon@5000/clocks/usb_otg_clkin_ck9w/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_clkin_ck</ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_m2_clkin_ck9/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_clkin_ck</ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_m2_clkin_ck9/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_ck@1e08/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_x2_ck>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_m2x2_ck@1f05/ocp/l4@4a000000/cm_core_aon@5000/clocks/abe_clk@108</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_m2_ck@1f0>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_m3x2_ck@1f4?/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_byp_mux@12c:#/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_ck@12090/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_x2_ck@@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h12x2_ck@13c=S/ocp/l4@4a000000/cm_core_aon@5000/clocks/mpu_dpll_hs_clk_div9g/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_mpu_ck@160<s/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_mpu_m2_ck@1706/ocp/l4@4a000000/cm_core_aon@5000/clocks/mpu_dclk_div=/ocp/l4@4a000000/cm_core_aon@5000/clocks/dsp_dpll_hs_clk_div>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_byp_mux@2409/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_ck@234</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_m2_ck@244=/ocp/l4@4a000000/cm_core_aon@5000/clocks/iva_dpll_hs_clk_div>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_iva_byp_mux@1ac9/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_iva_ck@1a0</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_iva_m2_ck@1b02/ocp/l4@4a000000/cm_core_aon@5000/clocks/iva_dclk>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gpu_byp_mux@2e49)/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gpu_ck@2d8<5/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gpu_m2_ck@2e8=D/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_m2_ck@130@T/ocp/l4@4a000000/cm_core_aon@5000/clocks/core_dpll_out_dclk_div>k/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_byp_mux@21c9|/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_ck@210</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_m2_ck@220?/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_byp_mux@2b4:/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_ck@2a8=/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_m2_ck@2b89/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_dclk_div9/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_dclk_div7/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_dclk_div=/ocp/l4@4a000000/cm_core_aon@5000/clocks/per_dpll_hs_clk_div=/ocp/l4@4a000000/cm_core_aon@5000/clocks/usb_dpll_hs_clk_div=/ocp/l4@4a000000/cm_core_aon@5000/clocks/eve_dpll_hs_clk_div>0/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_eve_byp_mux@2909A/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_eve_ck@284<M/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_eve_m2_ck@2946\/ocp/l4@4a000000/cm_core_aon@5000/clocks/eve_dclk_div@i/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h13x2_ck@140@|/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h14x2_ck@144@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h22x2_ck@154@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h23x2_ck@158@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h24x2_ck@15c8/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_x2_ck?/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_h11x2_ck@2288/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_x2_ck>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_m3x2_ck@2489 /ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_x2_ck@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_h11x2_ck@2c0@,/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_h12x2_ck@2c4@?/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_h13x2_ck@2c8?R/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_m3x2_ck@2bc8d/ocp/l4@4a000000/cm_core_aon@5000/clocks/gmii_m_clk_div7s/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_clk2_div6/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_div_clk9/ocp/l4@4a000000/cm_core_aon@5000/clocks/l3_iclk_div@1009/ocp/l4@4a000000/cm_core_aon@5000/clocks/l4_root_clk_div9/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_clk2_div8/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_div_clk9/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_clk2_div8/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_div_clk</ocp/l4@4a000000/cm_core_aon@5000/clocks/ipu1_gfclk_mux@520?/ocp/l4@4a000000/cm_core_aon@5000/clocks/mcasp1_ahclkr_mux@550? /ocp/l4@4a000000/cm_core_aon@5000/clocks/mcasp1_ahclkx_mux@550B/ocp/l4@4a000000/cm_core_aon@5000/clocks/mcasp1_aux_gfclk_mux@550>0/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer5_gfclk_mux@558>A/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer6_gfclk_mux@560>R/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer7_gfclk_mux@568>c/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer8_gfclk_mux@570=t/ocp/l4@4a000000/cm_core_aon@5000/clocks/uart6_gfclk_mux@5802/ocp/l4@4a000000/cm_core_aon@5000/clocks/dummy_ck//ocp/l4@4a000000/cm_core_aon@5000/clockdomains/ocp/l4@4a000000/cm_core@8000%/ocp/l4@4a000000/cm_core@8000/clocks:/ocp/l4@4a000000/cm_core@8000/clocks/dpll_pcie_ref_ck@200@/ocp/l4@4a000000/cm_core@8000/clocks/dpll_pcie_ref_m2ldo_ck@210C/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_in_clk_mux@4ae061186/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_ck@21cE/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy1_32khz@4a0093b0E/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy2_32khz@4a0093b8B5/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy_div@4a00821cCI/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy1_clk@4a0093b0C^/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy2_clk@4a0093b8Gs/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy1_div_clk@4a0093b0G/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy2_div_clk@4a0093b89/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_clkvcoldo=/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_clkvcoldo_div5/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_m2_ck:/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_byp_mux@14c5/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_ck@1408/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_m2_ck@150; /ocp/l4@4a000000/cm_core@8000/clocks/func_96m_aon_dclk_div:#/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_byp_mux@18c54/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_ck@1808@/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_m2_ck@190=O/ocp/l4@4a000000/cm_core@8000/clocks/dpll_pcie_ref_m2_ck@2104c/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_x2_ck;r/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h11x2_ck@158;/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h12x2_ck@15c;/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h13x2_ck@160;/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h14x2_ck@164:/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_m2x2_ck@1508/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_clkdcoldo3/ocp/l4@4a000000/cm_core@8000/clocks/func_128m_clk3/ocp/l4@4a000000/cm_core@8000/clocks/func_12m_fclk2/ocp/l4@4a000000/cm_core@8000/clocks/func_24m_clk3/ocp/l4@4a000000/cm_core@8000/clocks/func_48m_fclk3/ocp/l4@4a000000/cm_core@8000/clocks/func_96m_fclk9#/ocp/l4@4a000000/cm_core@8000/clocks/l3init_60m_fclk@10453/ocp/l4@4a000000/cm_core@8000/clocks/clkout2_clk@6b0;?/ocp/l4@4a000000/cm_core@8000/clocks/l3init_960m_gfclk@6c08Q/ocp/l4@4a000000/cm_core@8000/clocks/dss_32khz_clk@11208_/ocp/l4@4a000000/cm_core@8000/clocks/dss_48mhz_clk@11206m/ocp/l4@4a000000/cm_core@8000/clocks/dss_dss_clk@11207y/ocp/l4@4a000000/cm_core@8000/clocks/dss_hdmi_clk@11209/ocp/l4@4a000000/cm_core@8000/clocks/dss_video1_clk@11209/ocp/l4@4a000000/cm_core@8000/clocks/dss_video2_clk@11206/ocp/l4@4a000000/cm_core@8000/clocks/gpio2_dbclk@17606/ocp/l4@4a000000/cm_core@8000/clocks/gpio3_dbclk@17686/ocp/l4@4a000000/cm_core@8000/clocks/gpio4_dbclk@17706/ocp/l4@4a000000/cm_core@8000/clocks/gpio5_dbclk@17786/ocp/l4@4a000000/cm_core@8000/clocks/gpio6_dbclk@17806/ocp/l4@4a000000/cm_core@8000/clocks/gpio7_dbclk@18106/ocp/l4@4a000000/cm_core@8000/clocks/gpio8_dbclk@18186/ocp/l4@4a000000/cm_core@8000/clocks/mmc1_clk32k@13286/ocp/l4@4a000000/cm_core@8000/clocks/mmc2_clk32k@13306/ocp/l4@4a000000/cm_core@8000/clocks/mmc3_clk32k@18206/ocp/l4@4a000000/cm_core@8000/clocks/mmc4_clk32k@18287(/ocp/l4@4a000000/cm_core@8000/clocks/sata_ref_clk@1388A5/ocp/l4@4a000000/cm_core@8000/clocks/usb_otg_ss1_refclk960m@13f0AL/ocp/l4@4a000000/cm_core@8000/clocks/usb_otg_ss2_refclk960m@1340Cc/ocp/l4@4a000000/cm_core@8000/clocks/usb_phy1_always_on_clk32k@640C}/ocp/l4@4a000000/cm_core@8000/clocks/usb_phy2_always_on_clk32k@688C/ocp/l4@4a000000/cm_core@8000/clocks/usb_phy3_always_on_clk32k@698:/ocp/l4@4a000000/cm_core@8000/clocks/atl_dpll_clk_mux@c007/ocp/l4@4a000000/cm_core@8000/clocks/atl_gfclk_mux@c00=/ocp/l4@4a000000/cm_core@8000/clocks/rmii_50mhz_clk_mux@13d0;/ocp/l4@4a000000/cm_core@8000/clocks/gmac_rft_clk_mux@13d0</ocp/l4@4a000000/cm_core@8000/clocks/gpu_core_gclk_mux@1220;/ocp/l4@4a000000/cm_core@8000/clocks/gpu_hyd_gclk_mux@1220=/ocp/l4@4a000000/cm_core@8000/clocks/l3instr_ts_gclk_div@e50<+/ocp/l4@4a000000/cm_core@8000/clocks/mcasp2_ahclkr_mux@1860<=/ocp/l4@4a000000/cm_core@8000/clocks/mcasp2_ahclkx_mux@1860?O/ocp/l4@4a000000/cm_core@8000/clocks/mcasp2_aux_gfclk_mux@1860<d/ocp/l4@4a000000/cm_core@8000/clocks/mcasp3_ahclkx_mux@1868?v/ocp/l4@4a000000/cm_core@8000/clocks/mcasp3_aux_gfclk_mux@1868</ocp/l4@4a000000/cm_core@8000/clocks/mcasp4_ahclkx_mux@1898?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp4_aux_gfclk_mux@1898</ocp/l4@4a000000/cm_core@8000/clocks/mcasp5_ahclkx_mux@1878?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp5_aux_gfclk_mux@1878</ocp/l4@4a000000/cm_core@8000/clocks/mcasp6_ahclkx_mux@1904?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp6_aux_gfclk_mux@1904</ocp/l4@4a000000/cm_core@8000/clocks/mcasp7_ahclkx_mux@1908?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp7_aux_gfclk_mux@1908<'/ocp/l4@4a000000/cm_core@8000/clocks/mcasp8_ahclkx_mux@1890?9/ocp/l4@4a000000/cm_core@8000/clocks/mcasp8_aux_gfclk_mux@18908N/ocp/l4@4a000000/cm_core@8000/clocks/mmc1_fclk_mux@13288\/ocp/l4@4a000000/cm_core@8000/clocks/mmc1_fclk_div@13288j/ocp/l4@4a000000/cm_core@8000/clocks/mmc2_fclk_mux@13308x/ocp/l4@4a000000/cm_core@8000/clocks/mmc2_fclk_div@13309/ocp/l4@4a000000/cm_core@8000/clocks/mmc3_gfclk_mux@18209/ocp/l4@4a000000/cm_core@8000/clocks/mmc3_gfclk_div@18209/ocp/l4@4a000000/cm_core@8000/clocks/mmc4_gfclk_mux@18289/ocp/l4@4a000000/cm_core@8000/clocks/mmc4_gfclk_div@18289/ocp/l4@4a000000/cm_core@8000/clocks/qspi_gfclk_mux@18389/ocp/l4@4a000000/cm_core@8000/clocks/qspi_gfclk_div@1838</ocp/l4@4a000000/cm_core@8000/clocks/timer10_gfclk_mux@1728</ocp/l4@4a000000/cm_core@8000/clocks/timer11_gfclk_mux@1730</ocp/l4@4a000000/cm_core@8000/clocks/timer13_gfclk_mux@17c8</ocp/l4@4a000000/cm_core@8000/clocks/timer14_gfclk_mux@17d0<(/ocp/l4@4a000000/cm_core@8000/clocks/timer15_gfclk_mux@17d8<:/ocp/l4@4a000000/cm_core@8000/clocks/timer16_gfclk_mux@1830;L/ocp/l4@4a000000/cm_core@8000/clocks/timer2_gfclk_mux@1738;]/ocp/l4@4a000000/cm_core@8000/clocks/timer3_gfclk_mux@1740;n/ocp/l4@4a000000/cm_core@8000/clocks/timer4_gfclk_mux@1748;/ocp/l4@4a000000/cm_core@8000/clocks/timer9_gfclk_mux@1750:/ocp/l4@4a000000/cm_core@8000/clocks/uart1_gfclk_mux@1840:/ocp/l4@4a000000/cm_core@8000/clocks/uart2_gfclk_mux@1848:/ocp/l4@4a000000/cm_core@8000/clocks/uart3_gfclk_mux@1850:/ocp/l4@4a000000/cm_core@8000/clocks/uart4_gfclk_mux@1858:/ocp/l4@4a000000/cm_core@8000/clocks/uart5_gfclk_mux@1870:/ocp/l4@4a000000/cm_core@8000/clocks/uart7_gfclk_mux@18d0:/ocp/l4@4a000000/cm_core@8000/clocks/uart8_gfclk_mux@18e0:/ocp/l4@4a000000/cm_core@8000/clocks/uart9_gfclk_mux@18e88/ocp/l4@4a000000/cm_core@8000/clocks/vip1_gclk_mux@10208/ocp/l4@4a000000/cm_core@8000/clocks/vip2_gclk_mux@10288,/ocp/l4@4a000000/cm_core@8000/clocks/vip3_gclk_mux@1030+:/ocp/l4@4a000000/cm_core@8000/clockdomains9O/ocp/l4@4a000000/cm_core@8000/clockdomains/coreaon_clkdm]/ocp/l4@4ae00000e/ocp/l4@4ae00000/counter@4000p/ocp/l4@4ae00000/prm@6000!t/ocp/l4@4ae00000/prm@6000/clocks0/ocp/l4@4ae00000/prm@6000/clocks/sys_clkin1@110:/ocp/l4@4ae00000/prm@6000/clocks/abe_dpll_sys_clk_mux@118=/ocp/l4@4ae00000/prm@6000/clocks/abe_dpll_bypass_clk_mux@1146/ocp/l4@4ae00000/prm@6000/clocks/abe_dpll_clk_mux@10c2/ocp/l4@4ae00000/prm@6000/clocks/abe_24m_fclk@11c//ocp/l4@4ae00000/prm@6000/clocks/aess_fclk@1783/ocp/l4@4ae00000/prm@6000/clocks/abe_giclk_div@1744/ocp/l4@4ae00000/prm@6000/clocks/abe_lp_clk_div@1d85/ocp/l4@4ae00000/prm@6000/clocks/abe_sys_clk_div@1203 /ocp/l4@4ae00000/prm@6000/clocks/adc_gfclk_mux@1dc7/ocp/l4@4ae00000/prm@6000/clocks/sys_clk1_dclk_div@1c87,/ocp/l4@4ae00000/prm@6000/clocks/sys_clk2_dclk_div@1cc9>/ocp/l4@4ae00000/prm@6000/clocks/per_abe_x1_dclk_div@1bc2R/ocp/l4@4ae00000/prm@6000/clocks/dsp_gclk_div@18c._/ocp/l4@4ae00000/prm@6000/clocks/gpu_dclk@1a07h/ocp/l4@4ae00000/prm@6000/clocks/emif_phy_dclk_div@1908z/ocp/l4@4ae00000/prm@6000/clocks/gmac_250m_dclk_div@19c//ocp/l4@4ae00000/prm@6000/clocks/gmac_main_clk:/ocp/l4@4ae00000/prm@6000/clocks/l3init_480m_dclk_div@1ac6/ocp/l4@4ae00000/prm@6000/clocks/usb_otg_dclk_div@1843/ocp/l4@4ae00000/prm@6000/clocks/sata_dclk_div@1c04/ocp/l4@4ae00000/prm@6000/clocks/pcie2_dclk_div@1b83/ocp/l4@4ae00000/prm@6000/clocks/pcie_dclk_div@1b42/ocp/l4@4ae00000/prm@6000/clocks/emu_dclk_div@1949/ocp/l4@4ae00000/prm@6000/clocks/secure_32k_dclk_div@1c48 /ocp/l4@4ae00000/prm@6000/clocks/clkoutmux0_clk_mux@1588 /ocp/l4@4ae00000/prm@6000/clocks/clkoutmux1_clk_mux@15c8 3/ocp/l4@4ae00000/prm@6000/clocks/clkoutmux2_clk_mux@1609 F/ocp/l4@4ae00000/prm@6000/clocks/custefuse_sys_gfclk_div- ^/ocp/l4@4ae00000/prm@6000/clocks/eve_clk@1807 f/ocp/l4@4ae00000/prm@6000/clocks/hdmi_dpll_clk_mux@164- x/ocp/l4@4ae00000/prm@6000/clocks/mlb_clk@134. /ocp/l4@4ae00000/prm@6000/clocks/mlbp_clk@130; /ocp/l4@4ae00000/prm@6000/clocks/per_abe_x1_gfclk2_div@1387 /ocp/l4@4ae00000/prm@6000/clocks/timer_sys_clk_div@1449 /ocp/l4@4ae00000/prm@6000/clocks/video1_dpll_clk_mux@1689 /ocp/l4@4ae00000/prm@6000/clocks/video2_dpll_clk_mux@16c6 /ocp/l4@4ae00000/prm@6000/clocks/wkupaon_iclk_mux@1082 /ocp/l4@4ae00000/prm@6000/clocks/gpio1_dbclk@18388 /ocp/l4@4ae00000/prm@6000/clocks/dcan1_sys_clk_mux@18887!/ocp/l4@4ae00000/prm@6000/clocks/timer1_gfclk_mux@18407!/ocp/l4@4ae00000/prm@6000/clocks/uart10_gfclk_mux@1880'!*/ocp/l4@4ae00000/prm@6000/clockdomains'!;/ocp/l4@4ae00000/prm@6000/ipu1_rst@510'!D/ocp/l4@4ae00000/prm@6000/ipu2_rst@910!M/ocp/l4@4ae00000/scm_conf@c000!V/ocp/axi@0/pcie@51000000.!_/ocp/axi@0/pcie@51000000/interrupt-controller!j/ocp/axi@0/pcie_ep@51000000.!s/ocp/axi@1/pcie@51800000/interrupt-controller!~/ocp/ocmcram@40300000!/ocp/ocmcram@40400000!/ocp/ocmcram@40500000!/ocp/bandgap@4a0021e0!/ocp/dsp_system@40d00000!/ocp/padconf@4844a0002!/ocp/padconf@4844a000/mmc1_iodelay_ddr_rev11_conf4!/ocp/padconf@4844a000/mmc1_iodelay_ddr50_rev20_conf5!/ocp/padconf@4844a000/mmc1_iodelay_sdr104_rev11_conf5"/ocp/padconf@4844a000/mmc1_iodelay_sdr104_rev20_conf4"5/ocp/padconf@4844a000/mmc2_iodelay_hs200_rev11_conf4"S/ocp/padconf@4844a000/mmc2_iodelay_hs200_rev20_conf7"q/ocp/padconf@4844a000/mmc2_iodelay_ddr_3_3v_rev11_conf7"/ocp/padconf@4844a000/mmc2_iodelay_ddr_1_8v_rev11_conf0"/ocp/padconf@4844a000/mmc3_iodelay_manual1_conf0"/ocp/padconf@4844a000/mmc3_iodelay_manual1_conf1"/ocp/padconf@4844a000/mmc4_iodelay_ds_rev11_conf1#/ocp/padconf@4844a000/mmc4_iodelay_ds_rev20_conf=#)/ocp/padconf@4844a000/mmc4_iodelay_sdr12_hs_sdr25_rev11_conf=#P/ocp/padconf@4844a000/mmc4_iodelay_sdr12_hs_sdr25_rev20_conf#w/ocp/dma-controller@4a056000#|/ocp/edma@43300000#/ocp/tptc@43400000#/ocp/tptc@43500000#/ocp/gpio@4ae10000#/ocp/gpio@48055000#/ocp/gpio@48057000#/ocp/gpio@48059000#/ocp/gpio@4805b000#/ocp/gpio@4805d000#/ocp/gpio@48051000#/ocp/gpio@48053000#/ocp/serial@4806a000#/ocp/serial@4806c000#/ocp/serial@48020000#/ocp/serial@4806e000#/ocp/serial@48066000#/ocp/serial@48068000#/ocp/serial@48420000#/ocp/serial@48422000#/ocp/serial@48424000#/ocp/serial@4ae2b000$/ocp/mailbox@4a0f4000$ /ocp/mailbox@4883a000$/ocp/mailbox@4883c000$/ocp/mailbox@4883e000$(/ocp/mailbox@48840000&$1/ocp/mailbox@48840000/mbox_ipu1_ipc3x&$A/ocp/mailbox@48840000/mbox_dsp1_ipc3x$Q/ocp/mailbox@48842000&$Z/ocp/mailbox@48842000/mbox_ipu2_ipc3x&$j/ocp/mailbox@48842000/mbox_dsp2_ipc3x$z/ocp/mailbox@48844000$/ocp/mailbox@48846000$/ocp/mailbox@4885e000$/ocp/mailbox@48860000$/ocp/mailbox@48862000$/ocp/mailbox@48864000$/ocp/mailbox@48802000$/ocp/timer@4ae18000$/ocp/timer@48032000$/ocp/timer@48034000$/ocp/timer@48036000$/ocp/timer@48820000$/ocp/timer@48822000$/ocp/timer@48824000$/ocp/timer@48826000$/ocp/timer@4803e000$/ocp/timer@48086000%/ocp/timer@48088000% /ocp/timer@4ae20000%/ocp/timer@48828000%/ocp/timer@4882a000%$/ocp/timer@4882c000%,/ocp/timer@4882e000%4/ocp/wdt@4ae14000%9/ocp/spinlock@4a0f6000Y/ocp/i2c@48070000%D/ocp/i2c@48070000/tps659038@58@%N/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps12?%V/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps3@%^/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps45?%i/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps6?%q/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps7?%z/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps8?%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps9>%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo1>%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo2>%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo3>%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo4>%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo9?%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldoln@%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldousb@%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldortc@%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/regen1@%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/regen2-%/ocp/i2c@48070000/tps659038@58/tps659038_rtc4&/ocp/i2c@48070000/tps659038@58/tps659038_pwr_button.&/ocp/i2c@48070000/tps659038@58/tps659038_gpio^/ocp/i2c@48072000c/ocp/i2c@48060000h/ocp/i2c@4807a000&%/ocp/i2c@4807c000&*/ocp/mmc@4809c000&//ocp/mmc@480b4000&4/ocp/mmc@480ad000&9/ocp/mmc@480d1000&>/ocp/mmc@480d1000/wifi@1&D/ocp/mmu@40d01000&N/ocp/mmu@40d02000&X/ocp/mmu@58882000&a/ocp/mmu@55082000&j/ocp/regulator-abb-mpu&r/ocp/regulator-abb-ivahd&|/ocp/regulator-abb-dspeve&/ocp/regulator-abb-gpu&/ocp/spi@48098000&/ocp/spi@4809a000&/ocp/spi@480b8000&/ocp/spi@480b8000/sn65hvs882@0&/ocp/spi@480ba000&/ocp/qspi@4b300000#&/ocp/ocp2scp@4a090000/phy@4A096000'&/ocp/ocp2scp@4a090000/pciephy@4a094000'&/ocp/ocp2scp@4a090000/pciephy@4a095000&/ocp/sata@4a141100%/ocp/rtc@48838000#&/ocp/ocp2scp@4a080000/phy@4a084000#&/ocp/ocp2scp@4a080000/phy@4a085000#&/ocp/ocp2scp@4a080000/phy@4a084400&/ocp/omap_dwc3_1@48880000'/ocp/omap_dwc3_1@48880000/usb@48890000'/ocp/omap_dwc3_2@488c0000''/ocp/omap_dwc3_2@488c0000/usb@488d0000'/ocp/omap_dwc3_3@48900000''$/ocp/omap_dwc3_3@48900000/usb@48910000')/ocp/elm@48078000'-/ocp/gpmc@50000000'2/ocp/atl@4843c000'6/ocp/mcasp@48460000'=/ocp/mcasp@48464000'D/ocp/mcasp@48468000'K/ocp/mcasp@4846c000'R/ocp/mcasp@48470000'Y/ocp/mcasp@48474000'`/ocp/mcasp@48478000'g/ocp/mcasp@4847c000'n/ocp/crossbar@4a002a48'{/ocp/ethernet@48484000%'/ocp/ethernet@48484000/mdio@484850004'/ocp/ethernet@48484000/mdio@48485000/ethernet-phy@1&'/ocp/ethernet@48484000/slave@48480200&'/ocp/ethernet@48484000/slave@48480300-'/ocp/ethernet@48484000/cpsw-phy-sel@4a002554'/ocp/can@481cc000'/ocp/can@481d0000'/ocp/dss@58000000#'/ocp/dss@58000000/encoder@580600001'/ocp/dss@58000000/encoder@58060000/port/endpoint'/ocp/epwmss@4843e000"'/ocp/epwmss@4843e000/pwm@4843e200#'/ocp/epwmss@4843e000/ecap@4843e100'/ocp/epwmss@48440000"'/ocp/epwmss@48440000/pwm@48440200#'/ocp/epwmss@48440000/ecap@48440100'/ocp/epwmss@48442000"(/ocp/epwmss@48442000/pwm@48442200#( /ocp/epwmss@48442000/ecap@48442100(/ocp/aes@4b500000(/ocp/aes@4b700000(/ocp/des@480a5000(/ocp/sham@53100000("/ocp/rng@48090000&\/ocp/ipu@58820000&e/ocp/ipu@55020000(&/ocp/dsp_system@41500000(2/ocp/omap_dwc3_4@48940000'(>/ocp/omap_dwc3_4@48940000/usb@48950000(C/ocp/mmu@41501000(M/ocp/mmu@41502000(W/thermal-zones(e/thermal-zones/cpu_thermal!(q/thermal-zones/cpu_thermal/trips+({/thermal-zones/cpu_thermal/trips/cpu_alert*(/thermal-zones/cpu_thermal/trips/cpu_crit((/thermal-zones/cpu_thermal/cooling-maps(/thermal-zones/gpu_thermal*(/thermal-zones/gpu_thermal/trips/gpu_crit(/thermal-zones/core_thermal,(/thermal-zones/core_thermal/trips/core_crit(/thermal-zones/dspeve_thermal0(/thermal-zones/dspeve_thermal/trips/dspeve_crit(/thermal-zones/iva_thermal*(/thermal-zones/iva_thermal/trips/iva_crit(/gpioregulator-vdd_adc)/fixedregulator-vdd_5v) /fixedregulator-vtt )/connector@0)/connector@0/port/endpoint )1/encoder@0#):/encoder@0/ports/port@0/endpoint@0#)J/encoder@0/ports/port@1/endpoint@0 )[/emmc_pwrseq)g/brcmf_pwrseq )t/extcon_usb1 #address-cells#size-cellscompatibleinterrupt-parentmodelstdout-pathtick-timeri2c0i2c1i2c2i2c3i2c4serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9ethernet0ethernet1d_can0d_can1spi0remoteproc0remoteproc1rtc0rtc1display0usb0usb1interruptsinterrupt-controller#interrupt-cellsregphandledevice_typeoperating-points-v2clocksclock-namesclock-latencycooling-min-levelcooling-max-level#cooling-cellsvdd-supplyvoltage-tolerancesysconopp-sharedopp-hzopp-microvoltopp-supported-hwopp-suspendti,hwmodsrangesinterrupts-extendedu-boot,dm-splregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shift#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pins#syscon-cells#dma-cellsdma-requeststi,dma-safe-mapdma-mastersclock-frequencyclock-multclock-divti,max-divti,autoidle-shiftti,index-starts-at-oneti,invert-autoidle-bitti,index-power-of-twoassigned-clocksassigned-clock-ratesassigned-clock-parentsti,dividersti,set-rate-parentti,nresets#reset-cellsreg-namesbus-rangenum-laneslinux,pci-domainphysphy-namesinterrupt-map-maskinterrupt-mapstatusnum-ib-windowsnum-ob-windowsti,syscon-unaligned-access#thermal-sensor-cellspinctrl-pin-arraydma-channelsinterrupt-namesti,tptcsgpio-controller#gpio-cellsdmasdma-namesreg-shift#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-secure#hwlock-cellsti,system-power-controllerti,palmas-override-powerholdsmps12-in-supplysmps3-in-supplysmps45-in-supplysmps6-in-supplysmps7-in-supplysmps8-in-supplysmps9-in-supplyldo1-in-supplyldo2-in-supplyldo3-in-supplyldo4-in-supplyldo9-in-supplyldoln-in-supplyldousb-in-supplyldortc-in-supplyregulator-always-onregulator-boot-onwakeup-sourceti,palmas-long-press-secondsti,dual-voltti,needs-special-resetpbias-supplymax-frequencysd-uhs-sdr104sd-uhs-sdr50sd-uhs-ddr50sd-uhs-sdr25sd-uhs-sdr12vmmc-supplyvqmmc-supplybus-widthcd-gpiospinctrl-namespinctrl-0mmc-hs200-1_8vmmc-ddr-1_8vti,non-removablemmc-pwrseqpinctrl-1pinctrl-2pinctrl-3cap-power-off-cardkeep-power-in-suspendno-1-8-vbrcm,sd-head-alignbrcm,sd_head_alignbrcm,sd_sgentry_align#iommu-cellsti,syscon-mmuconfigti,iommu-bus-err-backti,settling-timeti,clock-cyclesti,tranxdone-status-maskti,ldovbb-override-maskti,ldovbb-vset-maskti,abb_infoti,spi-num-csti,pindir-d0-out-d1-inspi-max-frequencyspi-cpolsyscon-chipselectssyscon-phy-powersyscon-pllreset#phy-cellssyscon-pcsports-implementedphy-supplyutmi-modeextconmaximum-speeddr_modesnps,dis_u3_susphy_quirksnps,dis_u2_susphy_quirkgpmc,num-csgpmc,num-waitpinsti,provided-clocksti,max-irqsti,max-crossbar-sourcesti,reg-sizeti,irqs-reservedti,irqs-skipti,irqs-safe-mapcpdma_channelsale_entriesbd_ram_sizemac_controlslavesactive_slavecpts_clock_multcpts_clock_shiftti,no-idlebus_freqreset-gpiosreset-delay-useee-broken-100txeee-broken-1000tmac-addressphy-handlephy-modesyscon-raminitsyscon-pll-ctrlvdda_video-supplysyscon-polvdda-supplyremote-endpoint#pwm-cellsiommusti,rproc-standby-infotimerswatchdog-timerspolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-devicevin-supplystateslabellinux,default-triggerdefault-stateti,enable-id-detectionid-gpiogicwakeupgencpu0cpu0_opp_tablel4_cfgscmscm_confpbias_regulatorpbias_mmc_regscm_conf_clocksdss_deshdcp_clkehrpwm0_tbclkehrpwm1_tbclkehrpwm2_tbclksys_32k_ckdra7_pmx_coremmc1_pins_defaultmmc1_pins_sdr12mmc1_pins_hsmmc1_pins_sdr25mmc1_pins_sdr50mmc1_pins_ddr50mmc1_pins_sdr104mmc2_pins_defaultmmc2_pins_hsmmc2_pins_ddr_3_3v_rev11mmc2_pins_ddr_1_8v_rev11mmc2_pins_ddr_rev20mmc2_pins_hs200mmc4_pins_defaultmmc4_pins_hsmmc3_pins_defaultmmc3_pins_hsmmc3_pins_sdr12mmc3_pins_sdr25mmc3_pins_sdr50mmc4_pins_sdr12mmc4_pins_sdr25scm_conf1scm_conf_pciesdma_xbaredma_xbarcm_core_aoncm_core_aon_clocksatl_clkin0_ckatl_clkin1_ckatl_clkin2_ckatl_clkin3_ckhdmi_clkin_ckmlb_clkin_ckmlbp_clkin_ckpciesref_acs_clk_ckref_clkin0_ckref_clkin1_ckref_clkin2_ckref_clkin3_ckrmii_clk_cksdvenc_clkin_cksecure_32k_clk_src_cksys_clk32_crystal_cksys_clk32_pseudo_ckvirt_12000000_ckvirt_13000000_ckvirt_16800000_ckvirt_19200000_ckvirt_20000000_ckvirt_26000000_ckvirt_27000000_ckvirt_38400000_cksys_clkin2usb_otg_clkin_ckvideo1_clkin_ckvideo1_m2_clkin_ckvideo2_clkin_ckvideo2_m2_clkin_ckdpll_abe_ckdpll_abe_x2_ckdpll_abe_m2x2_ckabe_clkdpll_abe_m2_ckdpll_abe_m3x2_ckdpll_core_byp_muxdpll_core_ckdpll_core_x2_ckdpll_core_h12x2_ckmpu_dpll_hs_clk_divdpll_mpu_ckdpll_mpu_m2_ckmpu_dclk_divdsp_dpll_hs_clk_divdpll_dsp_byp_muxdpll_dsp_ckdpll_dsp_m2_ckiva_dpll_hs_clk_divdpll_iva_byp_muxdpll_iva_ckdpll_iva_m2_ckiva_dclkdpll_gpu_byp_muxdpll_gpu_ckdpll_gpu_m2_ckdpll_core_m2_ckcore_dpll_out_dclk_divdpll_ddr_byp_muxdpll_ddr_ckdpll_ddr_m2_ckdpll_gmac_byp_muxdpll_gmac_ckdpll_gmac_m2_ckvideo2_dclk_divvideo1_dclk_divhdmi_dclk_divper_dpll_hs_clk_divusb_dpll_hs_clk_diveve_dpll_hs_clk_divdpll_eve_byp_muxdpll_eve_ckdpll_eve_m2_ckeve_dclk_divdpll_core_h13x2_ckdpll_core_h14x2_ckdpll_core_h22x2_ckdpll_core_h23x2_ckdpll_core_h24x2_ckdpll_ddr_x2_ckdpll_ddr_h11x2_ckdpll_dsp_x2_ckdpll_dsp_m3x2_ckdpll_gmac_x2_ckdpll_gmac_h11x2_ckdpll_gmac_h12x2_ckdpll_gmac_h13x2_ckdpll_gmac_m3x2_ckgmii_m_clk_divhdmi_clk2_divhdmi_div_clkl3_iclk_divl4_root_clk_divvideo1_clk2_divvideo1_div_clkvideo2_clk2_divvideo2_div_clkipu1_gfclk_muxmcasp1_ahclkr_muxmcasp1_ahclkx_muxmcasp1_aux_gfclk_muxtimer5_gfclk_muxtimer6_gfclk_muxtimer7_gfclk_muxtimer8_gfclk_muxuart6_gfclk_muxdummy_ckcm_core_aon_clockdomainscm_corecm_core_clocksdpll_pcie_ref_ckdpll_pcie_ref_m2ldo_ckapll_pcie_in_clk_muxapll_pcie_ckoptfclk_pciephy1_32khzoptfclk_pciephy2_32khzoptfclk_pciephy_divoptfclk_pciephy1_clkoptfclk_pciephy2_clkoptfclk_pciephy1_div_clkoptfclk_pciephy2_div_clkapll_pcie_clkvcoldoapll_pcie_clkvcoldo_divapll_pcie_m2_ckdpll_per_byp_muxdpll_per_ckdpll_per_m2_ckfunc_96m_aon_dclk_divdpll_usb_byp_muxdpll_usb_ckdpll_usb_m2_ckdpll_pcie_ref_m2_ckdpll_per_x2_ckdpll_per_h11x2_ckdpll_per_h12x2_ckdpll_per_h13x2_ckdpll_per_h14x2_ckdpll_per_m2x2_ckdpll_usb_clkdcoldofunc_128m_clkfunc_12m_fclkfunc_24m_clkfunc_48m_fclkfunc_96m_fclkl3init_60m_fclkclkout2_clkl3init_960m_gfclkdss_32khz_clkdss_48mhz_clkdss_dss_clkdss_hdmi_clkdss_video1_clkdss_video2_clkgpio2_dbclkgpio3_dbclkgpio4_dbclkgpio5_dbclkgpio6_dbclkgpio7_dbclkgpio8_dbclkmmc1_clk32kmmc2_clk32kmmc3_clk32kmmc4_clk32ksata_ref_clkusb_otg_ss1_refclk960musb_otg_ss2_refclk960musb_phy1_always_on_clk32kusb_phy2_always_on_clk32kusb_phy3_always_on_clk32katl_dpll_clk_muxatl_gfclk_muxrmii_50mhz_clk_muxgmac_rft_clk_muxgpu_core_gclk_muxgpu_hyd_gclk_muxl3instr_ts_gclk_divmcasp2_ahclkr_muxmcasp2_ahclkx_muxmcasp2_aux_gfclk_muxmcasp3_ahclkx_muxmcasp3_aux_gfclk_muxmcasp4_ahclkx_muxmcasp4_aux_gfclk_muxmcasp5_ahclkx_muxmcasp5_aux_gfclk_muxmcasp6_ahclkx_muxmcasp6_aux_gfclk_muxmcasp7_ahclkx_muxmcasp7_aux_gfclk_muxmcasp8_ahclkx_muxmcasp8_aux_gfclk_muxmmc1_fclk_muxmmc1_fclk_divmmc2_fclk_muxmmc2_fclk_divmmc3_gfclk_muxmmc3_gfclk_divmmc4_gfclk_muxmmc4_gfclk_divqspi_gfclk_muxqspi_gfclk_divtimer10_gfclk_muxtimer11_gfclk_muxtimer13_gfclk_muxtimer14_gfclk_muxtimer15_gfclk_muxtimer16_gfclk_muxtimer2_gfclk_muxtimer3_gfclk_muxtimer4_gfclk_muxtimer9_gfclk_muxuart1_gfclk_muxuart2_gfclk_muxuart3_gfclk_muxuart4_gfclk_muxuart5_gfclk_muxuart7_gfclk_muxuart8_gfclk_muxuart9_gfclk_muxvip1_gclk_muxvip2_gclk_muxvip3_gclk_muxcm_core_clockdomainscoreaon_clkdml4_wkupcounter32kprmprm_clockssys_clkin1abe_dpll_sys_clk_muxabe_dpll_bypass_clk_muxabe_dpll_clk_muxabe_24m_fclkaess_fclkabe_giclk_divabe_lp_clk_divabe_sys_clk_divadc_gfclk_muxsys_clk1_dclk_divsys_clk2_dclk_divper_abe_x1_dclk_divdsp_gclk_divgpu_dclkemif_phy_dclk_divgmac_250m_dclk_divgmac_main_clkl3init_480m_dclk_divusb_otg_dclk_divsata_dclk_divpcie2_dclk_divpcie_dclk_divemu_dclk_divsecure_32k_dclk_divclkoutmux0_clk_muxclkoutmux1_clk_muxclkoutmux2_clk_muxcustefuse_sys_gfclk_diveve_clkhdmi_dpll_clk_muxmlb_clkmlbp_clkper_abe_x1_gfclk2_divtimer_sys_clk_divvideo1_dpll_clk_muxvideo2_dpll_clk_muxwkupaon_iclk_muxgpio1_dbclkdcan1_sys_clk_muxtimer1_gfclk_muxuart10_gfclk_muxprm_clockdomainsipu1_rstipu2_rstscm_wkuppcie1_rcpcie1_intcpcie1_eppcie2_intcocmcram1ocmcram2ocmcram3bandgapdsp1_systemdra7_iodelay_coremmc1_iodelay_ddr_rev11_confmmc1_iodelay_ddr_rev20_confmmc1_iodelay_sdr104_rev11_confmmc1_iodelay_sdr104_rev20_confmmc2_iodelay_hs200_rev11_confmmc2_iodelay_hs200_rev20_confmmc2_iodelay_ddr_3_3v_rev11_confmmc2_iodelay_ddr_1_8v_rev11_confmmc3_iodelay_manual1_rev11_confmmc3_iodelay_manual1_rev20_confmmc4_iodelay_ds_rev11_confmmc4_iodelay_ds_rev20_confmmc4_iodelay_sdr12_hs_sdr25_rev11_confmmc4_iodelay_sdr12_hs_sdr25_rev20_confsdmaedmaedma_tptc0edma_tptc1gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8uart1uart2uart3uart4uart5uart6uart7uart8uart9uart10mailbox1mailbox2mailbox3mailbox4mailbox5mbox_ipu1_ipc3xmbox_dsp1_ipc3xmailbox6mbox_ipu2_ipc3xmbox_dsp2_ipc3xmailbox7mailbox8mailbox9mailbox10mailbox11mailbox12mailbox13timer1timer2timer3timer4timer5timer6timer7timer8timer9timer10timer11timer12timer13timer14timer15timer16wdt2hwspinlocktps659038vdd_mpuvdd_ddrvdd_dspevevdd_gpuvdd_corevdd_ivavdd_3v3vdd_sdvdd_1v8vdd_1v8_phy_ldo3vdd_1v8_phy_ldo4vdd_rtcvdd_1v8_pllldousb_regldortc_regregen1regen2tps659038_rtctps659038_pwr_buttontps659038_gpioi2c5mmc1mmc2mmc3mmc4brcmfmmu0_dsp1mmu1_dsp1mmu_ipu1mmu_ipu2abb_mpuabb_ivahdabb_dspeveabb_gpumcspi1mcspi2mcspi3sn65hvs882mcspi4qspisata_phypcie1_phypcie2_physatausb2_phy1usb2_phy2usb3_phy1omap_dwc3_1omap_dwc3_2usb2omap_dwc3_3usb3elmgpmcatlmcasp1mcasp2mcasp3mcasp4mcasp5mcasp6mcasp7mcasp8crossbar_mpumacdavinci_mdiophy0cpsw_emac0cpsw_emac1phy_seldcan1dcan2dsshdmihdmi_outepwmss0ehrpwm0ecap0epwmss1ehrpwm1ecap1epwmss2ehrpwm2ecap2aes1aes2desshamrngdsp2_systemomap_dwc3_4usb4mmu0_dsp2mmu1_dsp2thermal_zonescpu_thermalcpu_tripscpu_alert0cpu_critcpu_cooling_mapsgpu_thermalgpu_critcore_thermalcore_critdspeve_thermaldspeve_critiva_thermaliva_critvdd_adcvdd_5vvtt_fixedhdmi_connhdmi_connector_inhdmi_enchdmi_encoder_inhdmi_encoder_outemmc_pwrseqbrcmf_pwrseqextcon_usb1 p8()q3ti,am5728-idkti,am5728ti,dra742ti,dra74ti,dra7&7TI AM5728 IDKchosen=/ocp/serial@48020000I/ocp/timer@48032000 T/fs_loader@0aliasesd/ocp/i2c@48070000i/ocp/i2c@48072000n/ocp/i2c@48060000s/ocp/i2c@4807a000x/ocp/i2c@4807c000}/ocp/serial@4806a000/ocp/serial@4806c000/ocp/serial@48020000/ocp/serial@4806e000/ocp/serial@48066000/ocp/serial@48068000/ocp/serial@48420000/ocp/serial@48422000/ocp/serial@48424000/ocp/serial@4ae2b000&/ocp/ethernet@48484000/slave@48480200&/ocp/ethernet@48484000/slave@48480300/ocp/can@481cc000/ocp/can@481d0000/ocp/qspi@4b300000/ocp/ipu@58820000/ocp/ipu@55020000- /ocp/i2c@48070000/tps659038@58/tps659038_rtc/ocp/rtc@48838000'/ocp/omap_dwc3_1@48880000/usb@48890000'/ocp/omap_dwc3_2@488c0000/usb@488d0000timerarm,armv7-timer0    &interrupt-controller@48211000arm,cortex-a15-gic+@@QH!H! H!@ H!`    &Uinterrupt-controller@48281000&ti,omap5-wugen-mputi,omap4-wugen-mpu+@QH(&Ucpuscpu@0]cpuarm,cortex-a15Qi}cpuUcpu@1]cpuarm,cortex-a15Qiopp-tableoperating-points-v2-ti-cpuUopp_nom-1000000000; , P0 opp_od-1176000000FV @ @socti,omap-inframpu ti,omap5-mpumpuocpti,dra7-l3-nocsimple-busl3_main_1l3_main_2 QDE & :l4@4a000000ti,dra7-l4-cfgsimple-bus J":U scm@2000ti,dra7-scm-coresimple-busQ   :U scm_conf@0sysconsimple-busQ :Upbias_regulator@e00ti,pbias-dra7ti,pbias-omapQU pbias_mmc_omap5Hpbias_mmc_omap5Ww@o2ZUclocksUdss_deshdcp_clk@558ti,gate-clock}QXUehrpwm0_tbclk@558ti,gate-clock} QXUehrpwm1_tbclk@558ti,gate-clock} QXUehrpwm2_tbclk@558ti,gate-clock} QXUsys_32k_ck ti,mux-clock} QUOpinmux@1400ti,dra7-padconfpinctrl-singleQh@+ ?Udcan1_pins_defaultUdcan1_pins_sleepUmmc1_pins_default_no_clk_pu0TX\`dhUmmc1_pins_default0TX\`dhUmmc1_pins_sdr120TX\`dhUmmc1_pins_hs0TX\`dhUmmc1_pins_sdr250TX\`dhUmmc1_pins_sdr500TX\`dhUmmc1_pins_ddr500TX\`dhUmmc1_pins_sdr1040TX\`dhUmmc2_pins_defaultPUmmc2_pins_hsPUmmc2_pins_ddr_3_3v_rev11PUmmc2_pins_ddr_1_8v_rev11PUmmc2_pins_ddr_rev20PUmmc2_pins_hs200PUmmc4_pins_default0Ummc4_pins_hs0Ummc3_pins_default0|Ummc3_pins_hs0|Ummc3_pins_sdr120|Ummc3_pins_sdr250|Ummc3_pins_sdr500|Ummc4_pins_sdr120U mmc4_pins_sdr250U!scm_conf@1c04sysconQ Uscm_conf@1c24sysconQ$$Udma-router@b78ti,dra7-dma-crossbarQ x %5 Udma-router@c78ti,dra7-dma-crossbarQ x| %5 Ucm_core_aon@5000ti,dra7-cm-core-aonQP U"clocksU#atl_clkin0_ckti,dra7-atl-clock}UBatl_clkin1_ckti,dra7-atl-clock}UAatl_clkin2_ckti,dra7-atl-clock}U@atl_clkin3_ckti,dra7-atl-clock}U?hdmi_clkin_ck fixed-clockAU.mlb_clkin_ck fixed-clockAUmlbp_clkin_ck fixed-clockAUpciesref_acs_clk_ck fixed-clockAUYref_clkin0_ck fixed-clockAUDref_clkin1_ck fixed-clockAUEref_clkin2_ck fixed-clockAUFref_clkin3_ck fixed-clockAUGrmii_clk_ck fixed-clockAUpsdvenc_clkin_ck fixed-clockAU$secure_32k_clk_src_ck fixed-clockAUsys_clk32_crystal_ck fixed-clockAU sys_clk32_pseudo_ckfixed-factor-clock}Q\bU virt_12000000_ck fixed-clockAU~virt_13000000_ck fixed-clockA]@U%virt_16800000_ck fixed-clockAYUvirt_19200000_ck fixed-clockA$Uvirt_20000000_ck fixed-clockA1-Uvirt_26000000_ck fixed-clockAUvirt_27000000_ck fixed-clockAUvirt_38400000_ck fixed-clockAIUsys_clkin2 fixed-clockAXUCusb_otg_clkin_ck fixed-clockAUvideo1_clkin_ck fixed-clockAU8video1_m2_clkin_ck fixed-clockAU-video2_clkin_ck fixed-clockAU9video2_m2_clkin_ck fixed-clockAU,dpll_abe_ck@1e0ti,omap4-dpll-m4xen-clock}QUdpll_abe_x2_ckti,omap4-dpll-x2-clock}Udpll_abe_m2x2_ck@1f0ti,divider-clock}fqQUabe_clk@108ti,divider-clock}fQUdpll_abe_m2_ck@1f0ti,divider-clock}fqQUndpll_abe_m3x2_ck@1f4ti,divider-clock}fqQUdpll_core_byp_mux@12c ti,mux-clock}Q,Udpll_core_ck@120ti,omap4-dpll-core-clock}Q $,(Udpll_core_x2_ckti,omap4-dpll-x2-clock}Udpll_core_h12x2_ck@13cti,divider-clock}f?qQ<Umpu_dpll_hs_clk_divfixed-factor-clock}Q\Udpll_mpu_ck@160ti,omap5-mpu-dpll-clock}Q`dlhUdpll_mpu_m2_ck@170ti,divider-clock}fqQpUmpu_dclk_divfixed-factor-clock}Q\Udsp_dpll_hs_clk_divfixed-factor-clock}Q\Udpll_dsp_byp_mux@240 ti,mux-clock}Q@Udpll_dsp_ck@234ti,omap4-dpll-clock}Q48@<#FUdpll_dsp_m2_ck@244ti,divider-clock}fqQD#FUiva_dpll_hs_clk_divfixed-factor-clock}Q\U dpll_iva_byp_mux@1ac ti,mux-clock} QU!dpll_iva_ck@1a0ti,omap4-dpll-clock}!Q"Ep}@U"dpll_iva_m2_ck@1b0ti,divider-clock}"fqQ#%U#iva_dclkfixed-factor-clock}#Q\Udpll_gpu_byp_mux@2e4 ti,mux-clock}QU$dpll_gpu_ck@2d8ti,omap4-dpll-clock}$Q%Ly@U%dpll_gpu_m2_ck@2e8ti,divider-clock}%fqQ&_(kU&dpll_core_m2_ck@130ti,divider-clock}fqQ0U'core_dpll_out_dclk_divfixed-factor-clock}'Q\Udpll_ddr_byp_mux@21c ti,mux-clock}QU(dpll_ddr_ck@210ti,omap4-dpll-clock}(QU)dpll_ddr_m2_ck@220ti,divider-clock})fqQ Udpll_gmac_byp_mux@2b4 ti,mux-clock}QU*dpll_gmac_ck@2a8ti,omap4-dpll-clock}*QU+dpll_gmac_m2_ck@2b8ti,divider-clock}+fqQUvideo2_dclk_divfixed-factor-clock},Q\Uvideo1_dclk_divfixed-factor-clock}-Q\Uhdmi_dclk_divfixed-factor-clock}.Q\Uper_dpll_hs_clk_divfixed-factor-clock}Q\U]usb_dpll_hs_clk_divfixed-factor-clock}Q\Uaeve_dpll_hs_clk_divfixed-factor-clock}Q\U/dpll_eve_byp_mux@290 ti,mux-clock}/QU0dpll_eve_ck@284ti,omap4-dpll-clock}0QU1dpll_eve_m2_ck@294ti,divider-clock}1fqQU2eve_dclk_divfixed-factor-clock}2Q\Udpll_core_h13x2_ck@140ti,divider-clock}f?qQ@U&dpll_core_h14x2_ck@144ti,divider-clock}f?qQDUqdpll_core_h22x2_ck@154ti,divider-clock}f?qQTU:dpll_core_h23x2_ck@158ti,divider-clock}f?qQXU}dpll_core_h24x2_ck@15cti,divider-clock}f?qQ\U'dpll_ddr_x2_ckti,omap4-dpll-x2-clock})U3dpll_ddr_h11x2_ck@228ti,divider-clock}3f?qQ(U(dpll_dsp_x2_ckti,omap4-dpll-x2-clock}U4dpll_dsp_m3x2_ck@248ti,divider-clock}4fqQH5ׄU5dpll_gmac_x2_ckti,omap4-dpll-x2-clock}+U6dpll_gmac_h11x2_ck@2c0ti,divider-clock}6f?qQU7dpll_gmac_h12x2_ck@2c4ti,divider-clock}6f?qQU)dpll_gmac_h13x2_ck@2c8ti,divider-clock}6f?qQU*dpll_gmac_m3x2_ck@2bcti,divider-clock}6fqQU+gmii_m_clk_divfixed-factor-clock}7Q\U,hdmi_clk2_divfixed-factor-clock}.Q\UMhdmi_div_clkfixed-factor-clock}.Q\USl3_iclk_div@100ti,divider-clockfQ}Ul4_root_clk_divfixed-factor-clock}Q\U video1_clk2_divfixed-factor-clock}8Q\UKvideo1_div_clkfixed-factor-clock}8Q\UQvideo2_clk2_divfixed-factor-clock}9Q\ULvideo2_div_clkfixed-factor-clock}9Q\URipu1_gfclk_mux@520 ti,mux-clock}:Q ;:U;mcasp1_ahclkr_mux@550 ti,mux-clock8}<=>?@ABCDEFGHIQPUmcasp1_ahclkx_mux@550 ti,mux-clock8}<=>?@ABCDEFGHIQPUmcasp1_aux_gfclk_mux@550 ti,mux-clock}JKLMQPUtimer5_gfclk_mux@558 ti,mux-clock0}NOCDEFGPQRSTQXU-timer6_gfclk_mux@560 ti,mux-clock0}NOCDEFGPQRSTQ`U.timer7_gfclk_mux@568 ti,mux-clock0}NOCDEFGPQRSTQhU/timer8_gfclk_mux@570 ti,mux-clock0}NOCDEFGPQRSTQpU0uart6_gfclk_mux@580 ti,mux-clock}UVQU1dummy_ck fixed-clockAU2clockdomainsU3cm_core@8000ti,dra7-cm-coreQ0U4clocksU5dpll_pcie_ref_ck@200ti,omap4-dpll-clock}Q UWdpll_pcie_ref_m2ldo_ck@210ti,divider-clock}WfqQUXapll_pcie_in_clk_mux@4ae06118 ti,mux-clock}XYQUZapll_pcie_ck@21cti,dra7-apll-clock}ZWQ U[optfclk_pciephy1_32khz@4a0093b0ti,gate-clock}OQUoptfclk_pciephy2_32khz@4a0093b8ti,gate-clock}OQUoptfclk_pciephy_div@4a00821cti,divider-clock}[QfU\optfclk_pciephy1_clk@4a0093b0ti,gate-clock}[Q Uoptfclk_pciephy2_clk@4a0093b8ti,gate-clock}[Q Uoptfclk_pciephy1_div_clk@4a0093b0ti,gate-clock}\Q Uoptfclk_pciephy2_div_clk@4a0093b8ti,gate-clock}\Q Uapll_pcie_clkvcoldofixed-factor-clock}[Q\U6apll_pcie_clkvcoldo_divfixed-factor-clock}[Q\U7apll_pcie_m2_ckfixed-factor-clock}[Q\Udpll_per_byp_mux@14c ti,mux-clock}]QLU^dpll_per_ck@140ti,omap4-dpll-clock}^Q@DLHU_dpll_per_m2_ck@150ti,divider-clock}_fqQPU`func_96m_aon_dclk_divfixed-factor-clock}`Q\Udpll_usb_byp_mux@18c ti,mux-clock}aQUbdpll_usb_ck@180ti,omap4-dpll-j-type-clock}bQUcdpll_usb_m2_ck@190ti,divider-clock}cfqQUfdpll_pcie_ref_m2_ck@210ti,divider-clock}WfqQUdpll_per_x2_ckti,omap4-dpll-x2-clock}_Uddpll_per_h11x2_ck@158ti,divider-clock}df?qQXUedpll_per_h12x2_ck@15cti,divider-clock}df?qQ\Uidpll_per_h13x2_ck@160ti,divider-clock}df?qQ`U{dpll_per_h14x2_ck@164ti,divider-clock}df?qQdUrdpll_per_m2x2_ck@150ti,divider-clock}dfqQPUVdpll_usb_clkdcoldofixed-factor-clock}cQ\Uhfunc_128m_clkfixed-factor-clock}eQ\Uvfunc_12m_fclkfixed-factor-clock}VQ\U8func_24m_clkfixed-factor-clock}`Q\U>func_48m_fclkfixed-factor-clock}VQ\UUfunc_96m_fclkfixed-factor-clock}VQ\U9l3init_60m_fclk@104ti,divider-clock}fQU:clkout2_clk@6b0ti,gate-clock}gQU;l3init_960m_gfclk@6c0ti,gate-clock}hQUmdss_32khz_clk@1120ti,gate-clock}O Q U<dss_48mhz_clk@1120ti,gate-clock}U Q Udss_dss_clk@1120ti,gate-clock}iQ Udss_hdmi_clk@1120ti,gate-clock}j Q Udss_video1_clk@1120ti,gate-clock}k Q Udss_video2_clk@1120ti,gate-clock}l Q Ugpio2_dbclk@1760ti,gate-clock}OQ`U=gpio3_dbclk@1768ti,gate-clock}OQhU>gpio4_dbclk@1770ti,gate-clock}OQpU?gpio5_dbclk@1778ti,gate-clock}OQxU@gpio6_dbclk@1780ti,gate-clock}OQUAgpio7_dbclk@1810ti,gate-clock}OQUBgpio8_dbclk@1818ti,gate-clock}OQUCmmc1_clk32k@1328ti,gate-clock}OQ(UDmmc2_clk32k@1330ti,gate-clock}OQ0UEmmc3_clk32k@1820ti,gate-clock}OQ UFmmc4_clk32k@1828ti,gate-clock}OQ(UGsata_ref_clk@1388ti,gate-clock}QUusb_otg_ss1_refclk960m@13f0ti,gate-clock}mQUusb_otg_ss2_refclk960m@1340ti,gate-clock}mQ@Uusb_phy1_always_on_clk32k@640ti,gate-clock}OQ@Uusb_phy2_always_on_clk32k@688ti,gate-clock}OQUusb_phy3_always_on_clk32k@698ti,gate-clock}OQUatl_dpll_clk_mux@c00 ti,mux-clock}O89.Q Uoatl_gfclk_mux@c00 ti,mux-clock }noQ Urmii_50mhz_clk_mux@13d0 ti,mux-clock}7pQUHgmac_rft_clk_mux@13d0 ti,mux-clock}89n.QUgpu_core_gclk_mux@1220 ti,mux-clock }qr&Q s&Usgpu_hyd_gclk_mux@1220 ti,mux-clock }qr&Q t&Utl3instr_ts_gclk_div@e50ti,divider-clock}uQP  UImcasp2_ahclkr_mux@1860 ti,mux-clock8}<=>?@ABCDEFGHIQ`Umcasp2_ahclkx_mux@1860 ti,mux-clock8}<=>?@ABCDEFGHIQ`Umcasp2_aux_gfclk_mux@1860 ti,mux-clock}JKLMQ`Umcasp3_ahclkx_mux@1868 ti,mux-clock8}<=>?@ABCDEFGHIQhUmcasp3_aux_gfclk_mux@1868 ti,mux-clock}JKLMQhUmcasp4_ahclkx_mux@1898 ti,mux-clock8}<=>?@ABCDEFGHIQUmcasp4_aux_gfclk_mux@1898 ti,mux-clock}JKLMQUmcasp5_ahclkx_mux@1878 ti,mux-clock8}<=>?@ABCDEFGHIQxUmcasp5_aux_gfclk_mux@1878 ti,mux-clock}JKLMQxUmcasp6_ahclkx_mux@1904 ti,mux-clock8}<=>?@ABCDEFGHIQUmcasp6_aux_gfclk_mux@1904 ti,mux-clock}JKLMQUmcasp7_ahclkx_mux@1908 ti,mux-clock8}<=>?@ABCDEFGHIQUmcasp7_aux_gfclk_mux@1908 ti,mux-clock}JKLMQUmcasp8_ahclkx_mux@1890 ti,mux-clock8}<=>?@ABCDEFGHIQUmcasp8_aux_gfclk_mux@1890 ti,mux-clock}JKLMQUmmc1_fclk_mux@1328 ti,mux-clock}vVQ(Uwmmc1_fclk_div@1328ti,divider-clock}wfQ(UJmmc2_fclk_mux@1330 ti,mux-clock}vVQ0Uxmmc2_fclk_div@1330ti,divider-clock}xfQ0UKmmc3_gfclk_mux@1820 ti,mux-clock}UVQ Uymmc3_gfclk_div@1820ti,divider-clock}yfQ ULmmc4_gfclk_mux@1828 ti,mux-clock}UVQ(Uzmmc4_gfclk_div@1828ti,divider-clock}zfQ(UMqspi_gfclk_mux@1838 ti,mux-clock}v{Q8U|qspi_gfclk_div@1838ti,divider-clock}|fQ8Utimer10_gfclk_mux@1728 ti,mux-clock,}NOCDEFGPQRSQ(UNtimer11_gfclk_mux@1730 ti,mux-clock,}NOCDEFGPQRSQ0UOtimer13_gfclk_mux@17c8 ti,mux-clock,}NOCDEFGPQRSQUPtimer14_gfclk_mux@17d0 ti,mux-clock,}NOCDEFGPQRSQUQtimer15_gfclk_mux@17d8 ti,mux-clock,}NOCDEFGPQRSQURtimer16_gfclk_mux@1830 ti,mux-clock,}NOCDEFGPQRSQ0UStimer2_gfclk_mux@1738 ti,mux-clock,}NOCDEFGPQRSQ8UTtimer3_gfclk_mux@1740 ti,mux-clock,}NOCDEFGPQRSQ@UUtimer4_gfclk_mux@1748 ti,mux-clock,}NOCDEFGPQRSQHUVtimer9_gfclk_mux@1750 ti,mux-clock,}NOCDEFGPQRSQPUWuart1_gfclk_mux@1840 ti,mux-clock}UVQ@UXuart2_gfclk_mux@1848 ti,mux-clock}UVQHUYuart3_gfclk_mux@1850 ti,mux-clock}UVQPUZuart4_gfclk_mux@1858 ti,mux-clock}UVQXU[uart5_gfclk_mux@1870 ti,mux-clock}UVQpU\uart7_gfclk_mux@18d0 ti,mux-clock}UVQU]uart8_gfclk_mux@18e0 ti,mux-clock}UVQU^uart9_gfclk_mux@18e8 ti,mux-clock}UVQU_vip1_gclk_mux@1020 ti,mux-clock}}Q U`vip2_gclk_mux@1028 ti,mux-clock}}Q(Uavip3_gclk_mux@1030 ti,mux-clock}}Q0UbclockdomainsUccoreaon_clkdmti,clockdomain}cUdl4@4ae00000ti,dra7-l4-wkupsimple-bus J:Uecounter@4000ti,omap-counter32kQ@@ counter_32kUfprm@6000ti,dra7-prmsimple-busQ`0   `0:UgclocksUhsys_clkin1@110 ti,mux-clock}~QUabe_dpll_sys_clk_mux@118 ti,mux-clock}CQUabe_dpll_bypass_clk_mux@114 ti,mux-clock}OQUabe_dpll_clk_mux@10c ti,mux-clock}OQ Uabe_24m_fclk@11cti,divider-clock}QU<aess_fclk@178ti,divider-clock}QxfUabe_giclk_div@174ti,divider-clock}QtfUPabe_lp_clk_div@1d8ti,divider-clock}Q Uabe_sys_clk_div@120ti,divider-clock}Q fU=adc_gfclk_mux@1dc ti,mux-clock }COQUisys_clk1_dclk_div@1c8ti,divider-clock}f@QUsys_clk2_dclk_div@1ccti,divider-clock}Cf@QUper_abe_x1_dclk_div@1bcti,divider-clock}nf@QUdsp_gclk_div@18cti,divider-clock}f@QUgpu_dclk@1a0ti,divider-clock}&f@QUemif_phy_dclk_div@190ti,divider-clock}f@QUgmac_250m_dclk_div@19cti,divider-clock}f@QUgmac_main_clkfixed-factor-clock}Q\Ul3init_480m_dclk_div@1acti,divider-clock}ff@QUusb_otg_dclk_div@184ti,divider-clock}f@QUsata_dclk_div@1c0ti,divider-clock}f@QUpcie2_dclk_div@1b8ti,divider-clock}f@QUpcie_dclk_div@1b4ti,divider-clock}f@QUemu_dclk_div@194ti,divider-clock}f@QUsecure_32k_dclk_div@1c4ti,divider-clock}f@QUclkoutmux0_clk_mux@158 ti,mux-clockX}QXUTclkoutmux1_clk_mux@15c ti,mux-clockX}Q\Ujclkoutmux2_clk_mux@160 ti,mux-clockX}Q`Ugcustefuse_sys_gfclk_divfixed-factor-clock}Q\Ukeve_clk@180 ti,mux-clock}25QUlhdmi_dpll_clk_mux@164 ti,mux-clock}CQdUjmlb_clk@134ti,divider-clock}f@Q4UHmlbp_clk@130ti,divider-clock}f@Q0UIper_abe_x1_gfclk2_div@138ti,divider-clock}nf@Q8UJtimer_sys_clk_div@144ti,divider-clock}QDfUNvideo1_dpll_clk_mux@168 ti,mux-clock}CQhUkvideo2_dpll_clk_mux@16c ti,mux-clock}CQlUlwkupaon_iclk_mux@108 ti,mux-clock}QUugpio1_dbclk@1838ti,gate-clock}OQ8Umdcan1_sys_clk_mux@1888 ti,mux-clock}CQUtimer1_gfclk_mux@1840 ti,mux-clock,}NOCDEFGPQRSQ@Unuart10_gfclk_mux@1880 ti,mux-clock}UVQUoclockdomainsUpipu1_rst@510ti,dra7-resetQ"-:Uipu2_rst@910ti,dra7-resetQ "-:Uscm_conf@c000sysconQUaxi@0 simple-busQQ0 pcie@51000000 ti,dra7-pcieQQ Q L :rc_dbicsti_confconfig ]pci00 00D@NXpcie1i npcie-phy0x`okay Uqinterrupt-controller+@Upcie_ep@51000000ti,dra7-pcie-ep QQ(Q LQ(&:ep_dbicsti_confep_dbics2addr_space  Npcie1i npcie-phy0  disabled Uraxi@1 simple-busQQ00 disabledpcie@51800000 ti,dra7-pcieQQ Q L :rc_dbicsti_confconfig cd]pci00000D@NXpcie2i npcie-phy0x`interrupt-controller+@Uocmcram@40300000 mmio-sramQ@0 @0Ussram-hs@0ti,secure-ramQocmcram@40400000 disabled mmio-sramQ@@ @@Utocmcram@40500000 disabled mmio-sramQ@P @PUubandgap@4a0021e00QJ! J#, J#,J#Ntxrxokay q)6 @I Rdefaulths`j:U mmc@480b4000ti,dra7-hsmmcti,omap4-hsmmcQH @  Qmmc2I/0Ntxrxokayt6IRdefaulthsddr_1_8v`j:Ummc@480ad000ti,dra7-hsmmcti,omap4-hsmmcQH   Ymmc3IMNNtxrx disabledАUmmc@480d1000ti,dra7-hsmmcti,omap4-hsmmcQH   [mmc4I9:Ntxrx disabled qUmmu@40d01000ti,dra7-dsp-iommuQ@   mmu0_dsp1 disabledUmmu@40d02000ti,dra7-dsp-iommuQ@    mmu1_dsp1 disabledUmmu@58882000ti,dra7-iommuQX    mmu_ipu1 disabled:Ummu@55082000ti,dra7-iommuQU    mmu_ipu2 disabled:Uregulator-abb-mpu ti,abb-v3Habb_mpu}2(QJ}J}J`J; JXD:setup-addresscontrol-addressint-addressefuse-addressldo-address  %H 9,@vUregulator-abb-ivahd ti,abb-v3 Habb_ivahd}2(QJ~4J~$J`J% J$pD:setup-addresscontrol-addressint-addressefuse-addressldo-address@  %H 90Uregulator-abb-dspeve ti,abb-v3 Habb_dspeve}2(QJ~0J~ J`J% J$lD:setup-addresscontrol-addressint-addressefuse-addressldo-address   %H 90Uregulator-abb-gpu ti,abb-v3Habb_gpu}2(QJ}J}J`J; JTD:setup-addresscontrol-addressint-addressefuse-addressldo-address  %H 9vUspi@48098000ti,omap4-mcspiQH   <mcspi1 E@I#$%&'()* Ntx0rx0tx1rx1tx2rx2tx3rx3 disabledUspi@4809a000ti,omap4-mcspiQH   =mcspi2 E I+,-.Ntx0rx0tx1rx1 disabledUspi@480b8000ti,omap4-mcspiQH   Vmcspi3 EINtx0rx0okay SUsn65hvs882@0 pisosr-gpio-=Q jB@ | Uspi@480ba000ti,omap4-mcspiQH   +mcspi4 EIFGNtx0rx0 disabledUqspi@4b300000ti,dra7xxx-qspiQK0\:qspi_baseqspi_mmap Xqspi}fck L  Wokay j:Um25p80@0jedec,spi-nor jQ  :partition@0 QSPI.SPLQpartition@1 QSPI.u-bootQpartition@2 QSPI.u-boot-spl-osQpartition@3 QSPI.u-boot-envQpartition@4 QSPI.u-boot-env.backup1Qpartition@5 QSPI.kernelQpartition@6 QSPI.file-systemQbocp2scp@4a090000ti,omap-ocp2scpsimple-busQJ  ocp2scp3phy@4A096000ti,phy-pipe3-sataQJ `J ddJ h@:phy_rxphy_txpll_ctrl t}sysclkrefclk  Upciephy@4a094000ti,phy-pipe3-pcieQJ @J Dd:phy_rxphy_tx  }WX\;dpll_refdpll_ref_m2wkupclkrefclkdiv-clkphy-divsysclk Upciephy@4a095000ti,phy-pipe3-pcieQJ PJ Td:phy_rxphy_tx  }WX\;dpll_refdpll_ref_m2wkupclkrefclkdiv-clkphy-divsysclk  disabledUsata@4a141100snps,dwc-ahciQJJ  1i nsata-phy}sata Urtc@48838000ti,am3352-rtcQH rtcss}Ookay Uocp2scp@4a080000ti,omap-ocp2scpsimple-busQJ  ocp2scp1:phy@4a084000ti,dra7x-usb2ti,omap-usb2QJ@ }wkupclkrefclk  Uphy@4a085000 ti,dra7x-usb2-phy2ti,omap-usb2QJP t}wkupclkrefclk  Uphy@4a084400 ti,omap-usb3QJDJHdJL@:phy_rxphy_txpll_ctrl p }wkupclksysclkrefclk Uomap_dwc3_1@48880000ti,dwc3 usb_otg_ss1QH  H +Uusb@48890000 snps,dwc3QHp$ GGHperipheralhostotginusb2-phyusb3-phy 5super-speed Chost K dUomap_dwc3_2@488c0000ti,dwc3 usb_otg_ss2QH  W + }Uusb@488d0000 snps,dwc3QHp$ IIWperipheralhostotgi nusb2-phy 5high-speed Cperipheral K dUomap_dwc3_3@48900000ti,dwc3 usb_otg_ss3QH  X + disabledUusb@48910000 snps,dwc3QHp$ XXXperipheralhostotg 5high-speed Cotg K dUelm@48078000ti,am3352-elmQH  elm disabledUgpmc@50000000ti,am3352-gpmcgpmcQP|   INrxtx  +@-= disabledUatl@4843c000 ti,dra7-atlQHCatl BA@?}fck disabledUmcasp@48460000ti,dra7-mcasp-audiomcasp1QHF E:mpudat hgtxrxINtxrx }fckahclkxahclkr disabledUmcasp@48464000ti,dra7-mcasp-audiomcasp2QHF@ E:mpudat txrxINtxrx }fckahclkxahclkr disabledUmcasp@48468000ti,dra7-mcasp-audiomcasp3QHF F:mpudat txrxINtxrx} fckahclkx disabledUmcasp@4846c000ti,dra7-mcasp-audiomcasp4QHF HC`:mpudat txrxINtxrx} fckahclkx disabledUmcasp@48470000ti,dra7-mcasp-audiomcasp5QHG HC:mpudat txrxINtxrx} fckahclkx disabledUmcasp@48474000ti,dra7-mcasp-audiomcasp6QHG@ HD:mpudat txrxINtxrx} fckahclkx disabledUmcasp@48478000ti,dra7-mcasp-audiomcasp7QHG HE:mpudat txrxINtxrx} fckahclkx disabledUmcasp@4847c000ti,dra7-mcasp-audiomcasp8QHG HE@:mpudat txrxINtxrx} fckahclkx disabledUcrossbar@4a002a48ti,irq-crossbarQJ*H0+&@      Uethernet@48484000ti,dra7-cpswti,cpswgmac} fckcpts  # /  ;  G N [xL kQHH@HHR. |0 NOPQokay Umdio@48485000ti,cpsw-mdioti,davinci_mdio davinci_mdio B@QHHPUethernet-phy@0QUethernet-phy@1QUslave@48480200   rgmii Uslave@48480300   rgmii Ucpsw-phy-sel@4a002554ti,dra7xx-cpsw-phy-selQJ%T :gmii-selUcan@481cc000ti,dra7-d_candcan1QJ  X  }okayRdefaultsleepactive`jUcan@481d0000ti,dra7-d_candcan2QHH  X  } disabledUdss@58000000 ti,dra7-dss disabled dss_core 8(QXX@TXC XTX (:dsspll1_clkctrlpll1pll2_clkctrlpll2 }fckvideo1_clkvideo2_clkUdispc@58001000ti,dra7-dispcQX   dss_dispc}fck 4encoder@58060000 ti,dra7-hdmi QXXXX:wppllphycore  ` disabled dss_hdmi} fcksys_clkUepwmss@4843e000 ti,dra746-pwmssti,am33xx-pwmssQHC0epwmss0 disabledUpwm@4843e200"ti,dra746-ehrpwmti,am3352-ehrpwm QHC}  tbclkfck disabledUecap@4843e100ti,dra746-ecapti,am3352-ecap QHC} fck disabledUepwmss@48440000 ti,dra746-pwmssti,am33xx-pwmssQHD0epwmss1 disabledUpwm@48440200"ti,dra746-ehrpwmti,am3352-ehrpwm QHD}  tbclkfck disabledUecap@48440100ti,dra746-ecapti,am3352-ecap QHD} fck disabledUepwmss@48442000 ti,dra746-pwmssti,am33xx-pwmssQHD 0epwmss2 disabledUpwm@48442200"ti,dra746-ehrpwmti,am3352-ehrpwm QHD"}  tbclkfck disabledUecap@48442100ti,dra746-ecapti,am3352-ecap QHD!} fck disabledUaes@4b500000 ti,omap4-aesaes1QKP  PIonNtxrx}fckUaes@4b700000 ti,omap4-aesaes2QKp  ;IrqNtxrx}fckUdes@480a5000 ti,omap4-desdesQH P  MIutNtxrx}fckUsham@53100000ti,omap5-shamshamQK  . IwNrx}fckUrng@48090000 ti,omap4-rngrngQH   /}fckUipu@58820000 ti,dra7-ipuQX:l2ramipu1&  JU   &okay 6 D:Uipu@55020000 ti,dra7-ipuQU:l2ramipu2&  J   &okay 6 D:Udsp_system@41500000sysconQAPUomap_dwc3_4@48940000ti,dwc3 usb_otg_ss4QH  Z + disabledUusb@48950000 snps,dwc3QHp$ YYZperipheralhostotg 5high-speed CotgUmmu@41501000ti,dra7-dsp-iommuQAP   mmu0_dsp2 disabledUmmu@41502000ti,dra7-dsp-iommuQAP    mmu1_dsp2 disabledUthermal-zonesUcpu_thermal K a o UtripsUcpu_alert _ dpassiveUcpu_crit (  dcriticalUcooling-mapsU map0  gpu_thermal K a o U tripsgpu_crit (  dcriticalU core_thermal K a o U tripscore_crit (  dcriticalU dspeve_thermal K a o Utripsdspeve_crit (  dcriticalUiva_thermal K a o Utripsiva_crit (  dcriticalUpmuarm,cortex-a15-pmu& fixedregulator-vmainregulator-fixedHVMAINWLK@oLK@Ufixedregulator-v3_3dregulator-fixedHV3_3D W2Zo2ZUfixedregulator-vttregulator-fixed Hvtt_fixed W2Zo2ZUleds-iio disabled gpio-ledsled-out0 out0  offled-out1 out1  offled-out2 out2  offled-out3 out3  offled-out4 out4  offled-out5 out5  offled-out6 out6  offled-out7 out7  offmemory@0]memoryQstatus-leds gpio-ledscpu0-led status0:red:cpu0  off cpu0usr0-led status0:green:usr   offheartbeat-led status0:blue:heartbeat   off heartbeatcpu1-led status1:red:cpu1   off cpu1usr1-led status1:green:usr   offmmc0-led status1:blue:mmc0   off mmc0fs_loader@0 u-boot,fs-loader  Ureserved-memory:ipu2-memory@95800000shared-dma-poolQ okay:Uipu1-memory@9d000000shared-dma-poolQ okay:Uipu1-pgtbl@95700000Qp :Uipu2-pgtbl@95740000Qt :Uxtal25mhz fixed-clockA}x@U__symbols__ /interrupt-controller@48211000 /interrupt-controller@48281000 $/cpus/cpu@0 )/opp-table 8/ocp/l4@4a000000 ?/ocp/l4@4a000000/scm@2000% C/ocp/l4@4a000000/scm@2000/scm_conf@09 L/ocp/l4@4a000000/scm@2000/scm_conf@0/pbias_regulator@e00I \/ocp/l4@4a000000/scm@2000/scm_conf@0/pbias_regulator@e00/pbias_mmc_omap5, j/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks@ z/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/dss_deshdcp_clk@558> /ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/ehrpwm0_tbclk@558> /ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/ehrpwm1_tbclk@558> /ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/ehrpwm2_tbclk@5587 /ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/sys_32k_ck& /ocp/l4@4a000000/scm@2000/pinmux@14009 /ocp/l4@4a000000/scm@2000/pinmux@1400/dcan1_pins_default7 /ocp/l4@4a000000/scm@2000/pinmux@1400/dcan1_pins_sleepB /ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_default_no_clk_pu8 /ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_default6/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_sdr123//ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_hs6/ocp/l4@4a000000/cm_core_aon@5000/clocks/sys_clk32_crystal_ck=/ocp/l4@4a000000/cm_core_aon@5000/clocks/sys_clk32_pseudo_ck:/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_12000000_ck:/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_13000000_ck:/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_16800000_ck:/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_19200000_ck:/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_20000000_ck:(/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_26000000_ck:9/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_27000000_ck:J/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_38400000_ck4[/ocp/l4@4a000000/cm_core_aon@5000/clocks/sys_clkin2:f/ocp/l4@4a000000/cm_core_aon@5000/clocks/usb_otg_clkin_ck9w/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_clkin_ck</ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_m2_clkin_ck9/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_clkin_ck</ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_m2_clkin_ck9/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_ck@1e08/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_x2_ck>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_m2x2_ck@1f05/ocp/l4@4a000000/cm_core_aon@5000/clocks/abe_clk@108</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_m2_ck@1f0>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_m3x2_ck@1f4?/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_byp_mux@12c:#/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_ck@12090/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_x2_ck@@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h12x2_ck@13c=S/ocp/l4@4a000000/cm_core_aon@5000/clocks/mpu_dpll_hs_clk_div9g/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_mpu_ck@160<s/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_mpu_m2_ck@1706/ocp/l4@4a000000/cm_core_aon@5000/clocks/mpu_dclk_div=/ocp/l4@4a000000/cm_core_aon@5000/clocks/dsp_dpll_hs_clk_div>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_byp_mux@2409/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_ck@234</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_m2_ck@244=/ocp/l4@4a000000/cm_core_aon@5000/clocks/iva_dpll_hs_clk_div>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_iva_byp_mux@1ac9/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_iva_ck@1a0</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_iva_m2_ck@1b02/ocp/l4@4a000000/cm_core_aon@5000/clocks/iva_dclk>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gpu_byp_mux@2e49)/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gpu_ck@2d8<5/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gpu_m2_ck@2e8=D/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_m2_ck@130@T/ocp/l4@4a000000/cm_core_aon@5000/clocks/core_dpll_out_dclk_div>k/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_byp_mux@21c9|/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_ck@210</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_m2_ck@220?/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_byp_mux@2b4:/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_ck@2a8=/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_m2_ck@2b89/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_dclk_div9/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_dclk_div7/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_dclk_div=/ocp/l4@4a000000/cm_core_aon@5000/clocks/per_dpll_hs_clk_div=/ocp/l4@4a000000/cm_core_aon@5000/clocks/usb_dpll_hs_clk_div=/ocp/l4@4a000000/cm_core_aon@5000/clocks/eve_dpll_hs_clk_div>0/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_eve_byp_mux@2909A/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_eve_ck@284<M/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_eve_m2_ck@2946\/ocp/l4@4a000000/cm_core_aon@5000/clocks/eve_dclk_div@i/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h13x2_ck@140@|/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h14x2_ck@144@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h22x2_ck@154@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h23x2_ck@158@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h24x2_ck@15c8/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_x2_ck?/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_h11x2_ck@2288/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_x2_ck>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_m3x2_ck@2489 /ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_x2_ck@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_h11x2_ck@2c0@,/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_h12x2_ck@2c4@?/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_h13x2_ck@2c8?R/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_m3x2_ck@2bc8d/ocp/l4@4a000000/cm_core_aon@5000/clocks/gmii_m_clk_div7s/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_clk2_div6/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_div_clk9/ocp/l4@4a000000/cm_core_aon@5000/clocks/l3_iclk_div@1009/ocp/l4@4a000000/cm_core_aon@5000/clocks/l4_root_clk_div9/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_clk2_div8/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_div_clk9/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_clk2_div8/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_div_clk</ocp/l4@4a000000/cm_core_aon@5000/clocks/ipu1_gfclk_mux@520?/ocp/l4@4a000000/cm_core_aon@5000/clocks/mcasp1_ahclkr_mux@550? /ocp/l4@4a000000/cm_core_aon@5000/clocks/mcasp1_ahclkx_mux@550B/ocp/l4@4a000000/cm_core_aon@5000/clocks/mcasp1_aux_gfclk_mux@550>0/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer5_gfclk_mux@558>A/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer6_gfclk_mux@560>R/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer7_gfclk_mux@568>c/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer8_gfclk_mux@570=t/ocp/l4@4a000000/cm_core_aon@5000/clocks/uart6_gfclk_mux@5802/ocp/l4@4a000000/cm_core_aon@5000/clocks/dummy_ck//ocp/l4@4a000000/cm_core_aon@5000/clockdomains/ocp/l4@4a000000/cm_core@8000%/ocp/l4@4a000000/cm_core@8000/clocks:/ocp/l4@4a000000/cm_core@8000/clocks/dpll_pcie_ref_ck@200@/ocp/l4@4a000000/cm_core@8000/clocks/dpll_pcie_ref_m2ldo_ck@210C/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_in_clk_mux@4ae061186/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_ck@21cE/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy1_32khz@4a0093b0E/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy2_32khz@4a0093b8B5/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy_div@4a00821cCI/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy1_clk@4a0093b0C^/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy2_clk@4a0093b8Gs/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy1_div_clk@4a0093b0G/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy2_div_clk@4a0093b89/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_clkvcoldo=/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_clkvcoldo_div5/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_m2_ck:/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_byp_mux@14c5/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_ck@1408/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_m2_ck@150; /ocp/l4@4a000000/cm_core@8000/clocks/func_96m_aon_dclk_div:#/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_byp_mux@18c54/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_ck@1808@/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_m2_ck@190=O/ocp/l4@4a000000/cm_core@8000/clocks/dpll_pcie_ref_m2_ck@2104c/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_x2_ck;r/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h11x2_ck@158;/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h12x2_ck@15c;/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h13x2_ck@160;/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h14x2_ck@164:/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_m2x2_ck@1508/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_clkdcoldo3/ocp/l4@4a000000/cm_core@8000/clocks/func_128m_clk3/ocp/l4@4a000000/cm_core@8000/clocks/func_12m_fclk2/ocp/l4@4a000000/cm_core@8000/clocks/func_24m_clk3/ocp/l4@4a000000/cm_core@8000/clocks/func_48m_fclk3/ocp/l4@4a000000/cm_core@8000/clocks/func_96m_fclk9#/ocp/l4@4a000000/cm_core@8000/clocks/l3init_60m_fclk@10453/ocp/l4@4a000000/cm_core@8000/clocks/clkout2_clk@6b0;?/ocp/l4@4a000000/cm_core@8000/clocks/l3init_960m_gfclk@6c08Q/ocp/l4@4a000000/cm_core@8000/clocks/dss_32khz_clk@11208_/ocp/l4@4a000000/cm_core@8000/clocks/dss_48mhz_clk@11206m/ocp/l4@4a000000/cm_core@8000/clocks/dss_dss_clk@11207y/ocp/l4@4a000000/cm_core@8000/clocks/dss_hdmi_clk@11209/ocp/l4@4a000000/cm_core@8000/clocks/dss_video1_clk@11209/ocp/l4@4a000000/cm_core@8000/clocks/dss_video2_clk@11206/ocp/l4@4a000000/cm_core@8000/clocks/gpio2_dbclk@17606/ocp/l4@4a000000/cm_core@8000/clocks/gpio3_dbclk@17686/ocp/l4@4a000000/cm_core@8000/clocks/gpio4_dbclk@17706/ocp/l4@4a000000/cm_core@8000/clocks/gpio5_dbclk@17786/ocp/l4@4a000000/cm_core@8000/clocks/gpio6_dbclk@17806/ocp/l4@4a000000/cm_core@8000/clocks/gpio7_dbclk@18106/ocp/l4@4a000000/cm_core@8000/clocks/gpio8_dbclk@18186/ocp/l4@4a000000/cm_core@8000/clocks/mmc1_clk32k@13286/ocp/l4@4a000000/cm_core@8000/clocks/mmc2_clk32k@13306/ocp/l4@4a000000/cm_core@8000/clocks/mmc3_clk32k@18206/ocp/l4@4a000000/cm_core@8000/clocks/mmc4_clk32k@18287(/ocp/l4@4a000000/cm_core@8000/clocks/sata_ref_clk@1388A5/ocp/l4@4a000000/cm_core@8000/clocks/usb_otg_ss1_refclk960m@13f0AL/ocp/l4@4a000000/cm_core@8000/clocks/usb_otg_ss2_refclk960m@1340Cc/ocp/l4@4a000000/cm_core@8000/clocks/usb_phy1_always_on_clk32k@640C}/ocp/l4@4a000000/cm_core@8000/clocks/usb_phy2_always_on_clk32k@688C/ocp/l4@4a000000/cm_core@8000/clocks/usb_phy3_always_on_clk32k@698:/ocp/l4@4a000000/cm_core@8000/clocks/atl_dpll_clk_mux@c007/ocp/l4@4a000000/cm_core@8000/clocks/atl_gfclk_mux@c00=/ocp/l4@4a000000/cm_core@8000/clocks/rmii_50mhz_clk_mux@13d0;/ocp/l4@4a000000/cm_core@8000/clocks/gmac_rft_clk_mux@13d0</ocp/l4@4a000000/cm_core@8000/clocks/gpu_core_gclk_mux@1220;/ocp/l4@4a000000/cm_core@8000/clocks/gpu_hyd_gclk_mux@1220=/ocp/l4@4a000000/cm_core@8000/clocks/l3instr_ts_gclk_div@e50<+/ocp/l4@4a000000/cm_core@8000/clocks/mcasp2_ahclkr_mux@1860<=/ocp/l4@4a000000/cm_core@8000/clocks/mcasp2_ahclkx_mux@1860?O/ocp/l4@4a000000/cm_core@8000/clocks/mcasp2_aux_gfclk_mux@1860<d/ocp/l4@4a000000/cm_core@8000/clocks/mcasp3_ahclkx_mux@1868?v/ocp/l4@4a000000/cm_core@8000/clocks/mcasp3_aux_gfclk_mux@1868</ocp/l4@4a000000/cm_core@8000/clocks/mcasp4_ahclkx_mux@1898?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp4_aux_gfclk_mux@1898</ocp/l4@4a000000/cm_core@8000/clocks/mcasp5_ahclkx_mux@1878?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp5_aux_gfclk_mux@1878</ocp/l4@4a000000/cm_core@8000/clocks/mcasp6_ahclkx_mux@1904?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp6_aux_gfclk_mux@1904</ocp/l4@4a000000/cm_core@8000/clocks/mcasp7_ahclkx_mux@1908?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp7_aux_gfclk_mux@1908<'/ocp/l4@4a000000/cm_core@8000/clocks/mcasp8_ahclkx_mux@1890?9/ocp/l4@4a000000/cm_core@8000/clocks/mcasp8_aux_gfclk_mux@18908N/ocp/l4@4a000000/cm_core@8000/clocks/mmc1_fclk_mux@13288\/ocp/l4@4a000000/cm_core@8000/clocks/mmc1_fclk_div@13288j/ocp/l4@4a000000/cm_core@8000/clocks/mmc2_fclk_mux@13308x/ocp/l4@4a000000/cm_core@8000/clocks/mmc2_fclk_div@13309/ocp/l4@4a000000/cm_core@8000/clocks/mmc3_gfclk_mux@18209/ocp/l4@4a000000/cm_core@8000/clocks/mmc3_gfclk_div@18209/ocp/l4@4a000000/cm_core@8000/clocks/mmc4_gfclk_mux@18289/ocp/l4@4a000000/cm_core@8000/clocks/mmc4_gfclk_div@18289/ocp/l4@4a000000/cm_core@8000/clocks/qspi_gfclk_mux@18389/ocp/l4@4a000000/cm_core@8000/clocks/qspi_gfclk_div@1838</ocp/l4@4a000000/cm_core@8000/clocks/timer10_gfclk_mux@1728</ocp/l4@4a000000/cm_core@8000/clocks/timer11_gfclk_mux@1730</ocp/l4@4a000000/cm_core@8000/clocks/timer13_gfclk_mux@17c8</ocp/l4@4a000000/cm_core@8000/clocks/timer14_gfclk_mux@17d0<(/ocp/l4@4a000000/cm_core@8000/clocks/timer15_gfclk_mux@17d8<:/ocp/l4@4a000000/cm_core@8000/clocks/timer16_gfclk_mux@1830;L/ocp/l4@4a000000/cm_core@8000/clocks/timer2_gfclk_mux@1738;]/ocp/l4@4a000000/cm_core@8000/clocks/timer3_gfclk_mux@1740;n/ocp/l4@4a000000/cm_core@8000/clocks/timer4_gfclk_mux@1748;/ocp/l4@4a000000/cm_core@8000/clocks/timer9_gfclk_mux@1750:/ocp/l4@4a000000/cm_core@8000/clocks/uart1_gfclk_mux@1840:/ocp/l4@4a000000/cm_core@8000/clocks/uart2_gfclk_mux@1848:/ocp/l4@4a000000/cm_core@8000/clocks/uart3_gfclk_mux@1850:/ocp/l4@4a000000/cm_core@8000/clocks/uart4_gfclk_mux@1858:/ocp/l4@4a000000/cm_core@8000/clocks/uart5_gfclk_mux@1870:/ocp/l4@4a000000/cm_core@8000/clocks/uart7_gfclk_mux@18d0:/ocp/l4@4a000000/cm_core@8000/clocks/uart8_gfclk_mux@18e0:/ocp/l4@4a000000/cm_core@8000/clocks/uart9_gfclk_mux@18e88/ocp/l4@4a000000/cm_core@8000/clocks/vip1_gclk_mux@10208/ocp/l4@4a000000/cm_core@8000/clocks/vip2_gclk_mux@10288,/ocp/l4@4a000000/cm_core@8000/clocks/vip3_gclk_mux@1030+:/ocp/l4@4a000000/cm_core@8000/clockdomains9O/ocp/l4@4a000000/cm_core@8000/clockdomains/coreaon_clkdm]/ocp/l4@4ae00000e/ocp/l4@4ae00000/counter@4000p/ocp/l4@4ae00000/prm@6000!t/ocp/l4@4ae00000/prm@6000/clocks0/ocp/l4@4ae00000/prm@6000/clocks/sys_clkin1@110:/ocp/l4@4ae00000/prm@6000/clocks/abe_dpll_sys_clk_mux@118=/ocp/l4@4ae00000/prm@6000/clocks/abe_dpll_bypass_clk_mux@1146/ocp/l4@4ae00000/prm@6000/clocks/abe_dpll_clk_mux@10c2/ocp/l4@4ae00000/prm@6000/clocks/abe_24m_fclk@11c//ocp/l4@4ae00000/prm@6000/clocks/aess_fclk@1783/ocp/l4@4ae00000/prm@6000/clocks/abe_giclk_div@1744/ocp/l4@4ae00000/prm@6000/clocks/abe_lp_clk_div@1d85/ocp/l4@4ae00000/prm@6000/clocks/abe_sys_clk_div@1203 /ocp/l4@4ae00000/prm@6000/clocks/adc_gfclk_mux@1dc7/ocp/l4@4ae00000/prm@6000/clocks/sys_clk1_dclk_div@1c87,/ocp/l4@4ae00000/prm@6000/clocks/sys_clk2_dclk_div@1cc9>/ocp/l4@4ae00000/prm@6000/clocks/per_abe_x1_dclk_div@1bc2R/ocp/l4@4ae00000/prm@6000/clocks/dsp_gclk_div@18c._/ocp/l4@4ae00000/prm@6000/clocks/gpu_dclk@1a07h/ocp/l4@4ae00000/prm@6000/clocks/emif_phy_dclk_div@1908z/ocp/l4@4ae00000/prm@6000/clocks/gmac_250m_dclk_div@19c//ocp/l4@4ae00000/prm@6000/clocks/gmac_main_clk:/ocp/l4@4ae00000/prm@6000/clocks/l3init_480m_dclk_div@1ac6/ocp/l4@4ae00000/prm@6000/clocks/usb_otg_dclk_div@1843/ocp/l4@4ae00000/prm@6000/clocks/sata_dclk_div@1c04/ocp/l4@4ae00000/prm@6000/clocks/pcie2_dclk_div@1b83/ocp/l4@4ae00000/prm@6000/clocks/pcie_dclk_div@1b42/ocp/l4@4ae00000/prm@6000/clocks/emu_dclk_div@1949/ocp/l4@4ae00000/prm@6000/clocks/secure_32k_dclk_div@1c48 /ocp/l4@4ae00000/prm@6000/clocks/clkoutmux0_clk_mux@1588 /ocp/l4@4ae00000/prm@6000/clocks/clkoutmux1_clk_mux@15c8 3/ocp/l4@4ae00000/prm@6000/clocks/clkoutmux2_clk_mux@1609 F/ocp/l4@4ae00000/prm@6000/clocks/custefuse_sys_gfclk_div- ^/ocp/l4@4ae00000/prm@6000/clocks/eve_clk@1807 f/ocp/l4@4ae00000/prm@6000/clocks/hdmi_dpll_clk_mux@164- x/ocp/l4@4ae00000/prm@6000/clocks/mlb_clk@134. /ocp/l4@4ae00000/prm@6000/clocks/mlbp_clk@130; /ocp/l4@4ae00000/prm@6000/clocks/per_abe_x1_gfclk2_div@1387 /ocp/l4@4ae00000/prm@6000/clocks/timer_sys_clk_div@1449 /ocp/l4@4ae00000/prm@6000/clocks/video1_dpll_clk_mux@1689 /ocp/l4@4ae00000/prm@6000/clocks/video2_dpll_clk_mux@16c6 /ocp/l4@4ae00000/prm@6000/clocks/wkupaon_iclk_mux@1082 /ocp/l4@4ae00000/prm@6000/clocks/gpio1_dbclk@18388 /ocp/l4@4ae00000/prm@6000/clocks/dcan1_sys_clk_mux@18887!/ocp/l4@4ae00000/prm@6000/clocks/timer1_gfclk_mux@18407!/ocp/l4@4ae00000/prm@6000/clocks/uart10_gfclk_mux@1880'!*/ocp/l4@4ae00000/prm@6000/clockdomains'!;/ocp/l4@4ae00000/prm@6000/ipu1_rst@510'!D/ocp/l4@4ae00000/prm@6000/ipu2_rst@910!M/ocp/l4@4ae00000/scm_conf@c000!V/ocp/axi@0/pcie@51000000.!_/ocp/axi@0/pcie@51000000/interrupt-controller!j/ocp/axi@0/pcie_ep@51000000.!s/ocp/axi@1/pcie@51800000/interrupt-controller!~/ocp/ocmcram@40300000!/ocp/ocmcram@40400000!/ocp/ocmcram@40500000!/ocp/bandgap@4a0021e0!/ocp/dsp_system@40d00000!/ocp/padconf@4844a0002!/ocp/padconf@4844a000/mmc1_iodelay_ddr_rev11_conf4!/ocp/padconf@4844a000/mmc1_iodelay_ddr50_rev20_conf5!/ocp/padconf@4844a000/mmc1_iodelay_sdr104_rev11_conf5"/ocp/padconf@4844a000/mmc1_iodelay_sdr104_rev20_conf4"5/ocp/padconf@4844a000/mmc2_iodelay_hs200_rev11_conf4"S/ocp/padconf@4844a000/mmc2_iodelay_hs200_rev20_conf7"q/ocp/padconf@4844a000/mmc2_iodelay_ddr_3_3v_rev11_conf7"/ocp/padconf@4844a000/mmc2_iodelay_ddr_1_8v_rev11_conf0"/ocp/padconf@4844a000/mmc3_iodelay_manual1_conf0"/ocp/padconf@4844a000/mmc3_iodelay_manual1_conf1"/ocp/padconf@4844a000/mmc4_iodelay_ds_rev11_conf1#/ocp/padconf@4844a000/mmc4_iodelay_ds_rev20_conf=#)/ocp/padconf@4844a000/mmc4_iodelay_sdr12_hs_sdr25_rev11_conf=#P/ocp/padconf@4844a000/mmc4_iodelay_sdr12_hs_sdr25_rev20_conf#w/ocp/dma-controller@4a056000#|/ocp/edma@43300000#/ocp/tptc@43400000#/ocp/tptc@43500000#/ocp/gpio@4ae10000#/ocp/gpio@48055000#/ocp/gpio@48057000#/ocp/gpio@48059000#/ocp/gpio@4805b000#/ocp/gpio@4805d000#/ocp/gpio@48051000#/ocp/gpio@48053000#/ocp/serial@4806a000#/ocp/serial@4806c000#/ocp/serial@48020000#/ocp/serial@4806e000#/ocp/serial@48066000#/ocp/serial@48068000#/ocp/serial@48420000#/ocp/serial@48422000#/ocp/serial@48424000#/ocp/serial@4ae2b000$/ocp/mailbox@4a0f4000$ /ocp/mailbox@4883a000$/ocp/mailbox@4883c000$/ocp/mailbox@4883e000$(/ocp/mailbox@48840000&$1/ocp/mailbox@48840000/mbox_ipu1_ipc3x&$A/ocp/mailbox@48840000/mbox_dsp1_ipc3x$Q/ocp/mailbox@48842000&$Z/ocp/mailbox@48842000/mbox_ipu2_ipc3x&$j/ocp/mailbox@48842000/mbox_dsp2_ipc3x$z/ocp/mailbox@48844000$/ocp/mailbox@48846000$/ocp/mailbox@4885e000$/ocp/mailbox@48860000$/ocp/mailbox@48862000$/ocp/mailbox@48864000$/ocp/mailbox@48802000$/ocp/timer@4ae18000$/ocp/timer@48032000$/ocp/timer@48034000$/ocp/timer@48036000$/ocp/timer@48820000$/ocp/timer@48822000$/ocp/timer@48824000$/ocp/timer@48826000$/ocp/timer@4803e000$/ocp/timer@48086000%/ocp/timer@48088000% /ocp/timer@4ae20000%/ocp/timer@48828000%/ocp/timer@4882a000%$/ocp/timer@4882c000%,/ocp/timer@4882e000%4/ocp/wdt@4ae14000%9/ocp/spinlock@4a0f6000i/ocp/i2c@48070000%D/ocp/i2c@48070000/tps659038@58@%N/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps12?%Y/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps3@%c/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps45?%n/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps6?%x/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps7?%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps8?%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps9>%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo1>%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo2>%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo3>%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo4>%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo9?%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldoln@%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldousb@%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldortc@%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/regen1@%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/regen2-%/ocp/i2c@48070000/tps659038@58/tps659038_rtc4%/ocp/i2c@48070000/tps659038@58/tps659038_pwr_button.&/ocp/i2c@48070000/tps659038@58/tps659038_gpio-&#/ocp/i2c@48070000/tps659038@58/tps659038_usb&//ocp/i2c@48070000/tpic2810@60&8/ocp/i2c@48070000/cdce913@65n/ocp/i2c@48072000s/ocp/i2c@48060000x/ocp/i2c@4807a000&@/ocp/i2c@4807c000&E/ocp/mmc@4809c000&J/ocp/mmc@480b4000&O/ocp/mmc@480ad000&T/ocp/mmc@480d1000&Y/ocp/mmu@40d01000&c/ocp/mmu@40d02000&m/ocp/mmu@58882000&v/ocp/mmu@55082000&/ocp/regulator-abb-mpu&/ocp/regulator-abb-ivahd&/ocp/regulator-abb-dspeve&/ocp/regulator-abb-gpu&/ocp/spi@48098000&/ocp/spi@4809a000&/ocp/spi@480b8000&/ocp/spi@480b8000/sn65hvs882@0&/ocp/spi@480ba000&/ocp/qspi@4b300000#&/ocp/ocp2scp@4a090000/phy@4A096000'&/ocp/ocp2scp@4a090000/pciephy@4a094000'&/ocp/ocp2scp@4a090000/pciephy@4a095000&/ocp/sata@4a141100%/ocp/rtc@48838000#&/ocp/ocp2scp@4a080000/phy@4a084000#&/ocp/ocp2scp@4a080000/phy@4a085000#'/ocp/ocp2scp@4a080000/phy@4a084400'/ocp/omap_dwc3_1@48880000'/ocp/omap_dwc3_1@48880000/usb@48890000'/ocp/omap_dwc3_2@488c0000'&*/ocp/omap_dwc3_2@488c0000/usb@488d0000'(/ocp/omap_dwc3_3@48900000''4/ocp/omap_dwc3_3@48900000/usb@48910000'9/ocp/elm@48078000'=/ocp/gpmc@50000000'B/ocp/atl@4843c000'F/ocp/mcasp@48460000'M/ocp/mcasp@48464000'T/ocp/mcasp@48468000'[/ocp/mcasp@4846c000'b/ocp/mcasp@48470000'i/ocp/mcasp@48474000'p/ocp/mcasp@48478000'w/ocp/mcasp@4847c000'~/ocp/crossbar@4a002a48 /ocp/ethernet@48484000%'/ocp/ethernet@48484000/mdio@484850004'/ocp/ethernet@48484000/mdio@48485000/ethernet-phy@04'/ocp/ethernet@48484000/mdio@48485000/ethernet-phy@1&'/ocp/ethernet@48484000/slave@48480200&'/ocp/ethernet@48484000/slave@48480300-'/ocp/ethernet@48484000/cpsw-phy-sel@4a002554'/ocp/can@481cc000'/ocp/can@481d0000'/ocp/dss@58000000#'/ocp/dss@58000000/encoder@58060000'/ocp/epwmss@4843e000"'/ocp/epwmss@4843e000/pwm@4843e200#'/ocp/epwmss@4843e000/ecap@4843e100'/ocp/epwmss@48440000"'/ocp/epwmss@48440000/pwm@48440200#(/ocp/epwmss@48440000/ecap@48440100(/ocp/epwmss@48442000"(/ocp/epwmss@48442000/pwm@48442200#(/ocp/epwmss@48442000/ecap@48442100(/ocp/aes@4b500000("/ocp/aes@4b700000('/ocp/des@480a5000(+/ocp/sham@53100000(0/ocp/rng@48090000&q/ocp/ipu@58820000&z/ocp/ipu@55020000(4/ocp/dsp_system@41500000(@/ocp/omap_dwc3_4@48940000'(L/ocp/omap_dwc3_4@48940000/usb@48950000(Q/ocp/mmu@41501000([/ocp/mmu@41502000(e/thermal-zones(s/thermal-zones/cpu_thermal!(/thermal-zones/cpu_thermal/trips+(/thermal-zones/cpu_thermal/trips/cpu_alert*(/thermal-zones/cpu_thermal/trips/cpu_crit((/thermal-zones/cpu_thermal/cooling-maps(/thermal-zones/gpu_thermal*(/thermal-zones/gpu_thermal/trips/gpu_crit(/thermal-zones/core_thermal,(/thermal-zones/core_thermal/trips/core_crit(/thermal-zones/dspeve_thermal0(/thermal-zones/dspeve_thermal/trips/dspeve_crit(/thermal-zones/iva_thermal*)/thermal-zones/iva_thermal/trips/iva_crit) /fixedregulator-vmain)/fixedregulator-v3_3d)/fixedregulator-vtt ) /fs_loader@0&)+/reserved-memory/ipu2-memory@95800000&)>/reserved-memory/ipu1-memory@9d000000%)Q/reserved-memory/ipu1-pgtbl@95700000%)\/reserved-memory/ipu2-pgtbl@95740000 )g/xtal25mhz #address-cells#size-cellscompatibleinterrupt-parentmodelstdout-pathtick-timerfirmware-loaderi2c0i2c1i2c2i2c3i2c4serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9ethernet0ethernet1d_can0d_can1spi0remoteproc0remoteproc1rtc0rtc1usb0usb1interruptsinterrupt-controller#interrupt-cellsregphandledevice_typeoperating-points-v2clocksclock-namesclock-latencycooling-min-levelcooling-max-level#cooling-cellssysconopp-sharedopp-hzopp-microvoltopp-supported-hwopp-suspendti,hwmodsrangesinterrupts-extendedu-boot,dm-splregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shift#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pins#syscon-cells#dma-cellsdma-requeststi,dma-safe-mapdma-mastersclock-frequencyclock-multclock-divti,max-divti,autoidle-shiftti,index-starts-at-oneti,invert-autoidle-bitti,index-power-of-twoassigned-clocksassigned-clock-ratesassigned-clock-parentsti,dividersti,set-rate-parentti,nresets#reset-cellsreg-namesbus-rangenum-laneslinux,pci-domainphysphy-namesinterrupt-map-maskinterrupt-mapstatusgpiosnum-ib-windowsnum-ob-windowsti,syscon-unaligned-access#thermal-sensor-cellspinctrl-pin-arraydma-channelsinterrupt-namesti,tptcsgpio-controller#gpio-cellsdmasdma-namesreg-shift#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-secure#hwlock-cellsti,system-power-controllerti,palmas-override-powerholdsmps12-in-supplysmps3-in-supplysmps45-in-supplysmps6-in-supplysmps7-in-supplysmps8-in-supplysmps9-in-supplyldo1-in-supplyldo2-in-supplyldo3-in-supplyldo4-in-supplyldo9-in-supplyldoln-in-supplyldousb-in-supplyldortc-in-supplyregulator-always-onregulator-boot-onwakeup-sourceti,palmas-long-press-secondsti,enable-vbus-detectionti,enable-id-detectionid-gpiovbus-gpioxtal-load-pfti,dual-voltti,needs-special-resetpbias-supplymax-frequencysd-uhs-sdr104sd-uhs-sdr50sd-uhs-ddr50sd-uhs-sdr25sd-uhs-sdr12vmmc-supplyvqmmc-supplybus-widthcd-gpiosno-1-8-vpinctrl-namespinctrl-0pinctrl-1mmc-ddr-1_8vti,non-removablepinctrl-2#iommu-cellsti,syscon-mmuconfigti,iommu-bus-err-backti,settling-timeti,clock-cyclesti,tranxdone-status-maskti,ldovbb-override-maskti,ldovbb-vset-maskti,abb_infoti,spi-num-csti,pindir-d0-out-d1-inspi-max-frequencyspi-cpolload-gpiossyscon-chipselectsspi-tx-bus-widthspi-rx-bus-widthlabelsyscon-phy-powersyscon-pllreset#phy-cellssyscon-pcsports-implementedext-clk-srcphy-supplyutmi-modemaximum-speeddr_modesnps,dis_u3_susphy_quirksnps,dis_u2_susphy_quirkextcongpmc,num-csgpmc,num-waitpinsti,provided-clocksti,max-irqsti,max-crossbar-sourcesti,reg-sizeti,irqs-reservedti,irqs-skipti,irqs-safe-mapcpdma_channelsale_entriesbd_ram_sizemac_controlslavesactive_slavecpts_clock_multcpts_clock_shiftti,no-idledual_emacbus_freqmac-addressphy-handlephy-modedual_emac_res_vlansyscon-raminitsyscon-pll-ctrlsyscon-pol#pwm-cellsiommusti,rproc-standby-infotimerswatchdog-timersmemory-regionpg-tblpolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-devicevin-supplydefault-statelinux,default-triggeru-boot,dm-pre-relocphandlepartreusableno-mapgicwakeupgencpu0cpu0_opp_tablel4_cfgscmscm_confpbias_regulatorpbias_mmc_regscm_conf_clocksdss_deshdcp_clkehrpwm0_tbclkehrpwm1_tbclkehrpwm2_tbclksys_32k_ckdra7_pmx_coredcan1_pins_defaultdcan1_pins_sleepmmc1_pins_default_no_clk_pummc1_pins_defaultmmc1_pins_sdr12mmc1_pins_hsmmc1_pins_sdr25mmc1_pins_sdr50mmc1_pins_ddr50mmc1_pins_sdr104mmc2_pins_defaultmmc2_pins_hsmmc2_pins_ddr_3_3v_rev11mmc2_pins_ddr_1_8v_rev11mmc2_pins_ddr_rev20mmc2_pins_hs200mmc4_pins_defaultmmc4_pins_hsmmc3_pins_defaultmmc3_pins_hsmmc3_pins_sdr12mmc3_pins_sdr25mmc3_pins_sdr50mmc4_pins_sdr12mmc4_pins_sdr25scm_conf1scm_conf_pciesdma_xbaredma_xbarcm_core_aoncm_core_aon_clocksatl_clkin0_ckatl_clkin1_ckatl_clkin2_ckatl_clkin3_ckhdmi_clkin_ckmlb_clkin_ckmlbp_clkin_ckpciesref_acs_clk_ckref_clkin0_ckref_clkin1_ckref_clkin2_ckref_clkin3_ckrmii_clk_cksdvenc_clkin_cksecure_32k_clk_src_cksys_clk32_crystal_cksys_clk32_pseudo_ckvirt_12000000_ckvirt_13000000_ckvirt_16800000_ckvirt_19200000_ckvirt_20000000_ckvirt_26000000_ckvirt_27000000_ckvirt_38400000_cksys_clkin2usb_otg_clkin_ckvideo1_clkin_ckvideo1_m2_clkin_ckvideo2_clkin_ckvideo2_m2_clkin_ckdpll_abe_ckdpll_abe_x2_ckdpll_abe_m2x2_ckabe_clkdpll_abe_m2_ckdpll_abe_m3x2_ckdpll_core_byp_muxdpll_core_ckdpll_core_x2_ckdpll_core_h12x2_ckmpu_dpll_hs_clk_divdpll_mpu_ckdpll_mpu_m2_ckmpu_dclk_divdsp_dpll_hs_clk_divdpll_dsp_byp_muxdpll_dsp_ckdpll_dsp_m2_ckiva_dpll_hs_clk_divdpll_iva_byp_muxdpll_iva_ckdpll_iva_m2_ckiva_dclkdpll_gpu_byp_muxdpll_gpu_ckdpll_gpu_m2_ckdpll_core_m2_ckcore_dpll_out_dclk_divdpll_ddr_byp_muxdpll_ddr_ckdpll_ddr_m2_ckdpll_gmac_byp_muxdpll_gmac_ckdpll_gmac_m2_ckvideo2_dclk_divvideo1_dclk_divhdmi_dclk_divper_dpll_hs_clk_divusb_dpll_hs_clk_diveve_dpll_hs_clk_divdpll_eve_byp_muxdpll_eve_ckdpll_eve_m2_ckeve_dclk_divdpll_core_h13x2_ckdpll_core_h14x2_ckdpll_core_h22x2_ckdpll_core_h23x2_ckdpll_core_h24x2_ckdpll_ddr_x2_ckdpll_ddr_h11x2_ckdpll_dsp_x2_ckdpll_dsp_m3x2_ckdpll_gmac_x2_ckdpll_gmac_h11x2_ckdpll_gmac_h12x2_ckdpll_gmac_h13x2_ckdpll_gmac_m3x2_ckgmii_m_clk_divhdmi_clk2_divhdmi_div_clkl3_iclk_divl4_root_clk_divvideo1_clk2_divvideo1_div_clkvideo2_clk2_divvideo2_div_clkipu1_gfclk_muxmcasp1_ahclkr_muxmcasp1_ahclkx_muxmcasp1_aux_gfclk_muxtimer5_gfclk_muxtimer6_gfclk_muxtimer7_gfclk_muxtimer8_gfclk_muxuart6_gfclk_muxdummy_ckcm_core_aon_clockdomainscm_corecm_core_clocksdpll_pcie_ref_ckdpll_pcie_ref_m2ldo_ckapll_pcie_in_clk_muxapll_pcie_ckoptfclk_pciephy1_32khzoptfclk_pciephy2_32khzoptfclk_pciephy_divoptfclk_pciephy1_clkoptfclk_pciephy2_clkoptfclk_pciephy1_div_clkoptfclk_pciephy2_div_clkapll_pcie_clkvcoldoapll_pcie_clkvcoldo_divapll_pcie_m2_ckdpll_per_byp_muxdpll_per_ckdpll_per_m2_ckfunc_96m_aon_dclk_divdpll_usb_byp_muxdpll_usb_ckdpll_usb_m2_ckdpll_pcie_ref_m2_ckdpll_per_x2_ckdpll_per_h11x2_ckdpll_per_h12x2_ckdpll_per_h13x2_ckdpll_per_h14x2_ckdpll_per_m2x2_ckdpll_usb_clkdcoldofunc_128m_clkfunc_12m_fclkfunc_24m_clkfunc_48m_fclkfunc_96m_fclkl3init_60m_fclkclkout2_clkl3init_960m_gfclkdss_32khz_clkdss_48mhz_clkdss_dss_clkdss_hdmi_clkdss_video1_clkdss_video2_clkgpio2_dbclkgpio3_dbclkgpio4_dbclkgpio5_dbclkgpio6_dbclkgpio7_dbclkgpio8_dbclkmmc1_clk32kmmc2_clk32kmmc3_clk32kmmc4_clk32ksata_ref_clkusb_otg_ss1_refclk960musb_otg_ss2_refclk960musb_phy1_always_on_clk32kusb_phy2_always_on_clk32kusb_phy3_always_on_clk32katl_dpll_clk_muxatl_gfclk_muxrmii_50mhz_clk_muxgmac_rft_clk_muxgpu_core_gclk_muxgpu_hyd_gclk_muxl3instr_ts_gclk_divmcasp2_ahclkr_muxmcasp2_ahclkx_muxmcasp2_aux_gfclk_muxmcasp3_ahclkx_muxmcasp3_aux_gfclk_muxmcasp4_ahclkx_muxmcasp4_aux_gfclk_muxmcasp5_ahclkx_muxmcasp5_aux_gfclk_muxmcasp6_ahclkx_muxmcasp6_aux_gfclk_muxmcasp7_ahclkx_muxmcasp7_aux_gfclk_muxmcasp8_ahclkx_muxmcasp8_aux_gfclk_muxmmc1_fclk_muxmmc1_fclk_divmmc2_fclk_muxmmc2_fclk_divmmc3_gfclk_muxmmc3_gfclk_divmmc4_gfclk_muxmmc4_gfclk_divqspi_gfclk_muxqspi_gfclk_divtimer10_gfclk_muxtimer11_gfclk_muxtimer13_gfclk_muxtimer14_gfclk_muxtimer15_gfclk_muxtimer16_gfclk_muxtimer2_gfclk_muxtimer3_gfclk_muxtimer4_gfclk_muxtimer9_gfclk_muxuart1_gfclk_muxuart2_gfclk_muxuart3_gfclk_muxuart4_gfclk_muxuart5_gfclk_muxuart7_gfclk_muxuart8_gfclk_muxuart9_gfclk_muxvip1_gclk_muxvip2_gclk_muxvip3_gclk_muxcm_core_clockdomainscoreaon_clkdml4_wkupcounter32kprmprm_clockssys_clkin1abe_dpll_sys_clk_muxabe_dpll_bypass_clk_muxabe_dpll_clk_muxabe_24m_fclkaess_fclkabe_giclk_divabe_lp_clk_divabe_sys_clk_divadc_gfclk_muxsys_clk1_dclk_divsys_clk2_dclk_divper_abe_x1_dclk_divdsp_gclk_divgpu_dclkemif_phy_dclk_divgmac_250m_dclk_divgmac_main_clkl3init_480m_dclk_divusb_otg_dclk_divsata_dclk_divpcie2_dclk_divpcie_dclk_divemu_dclk_divsecure_32k_dclk_divclkoutmux0_clk_muxclkoutmux1_clk_muxclkoutmux2_clk_muxcustefuse_sys_gfclk_diveve_clkhdmi_dpll_clk_muxmlb_clkmlbp_clkper_abe_x1_gfclk2_divtimer_sys_clk_divvideo1_dpll_clk_muxvideo2_dpll_clk_muxwkupaon_iclk_muxgpio1_dbclkdcan1_sys_clk_muxtimer1_gfclk_muxuart10_gfclk_muxprm_clockdomainsipu1_rstipu2_rstscm_wkuppcie1_rcpcie1_intcpcie1_eppcie2_intcocmcram1ocmcram2ocmcram3bandgapdsp1_systemdra7_iodelay_coremmc1_iodelay_ddr_rev11_confmmc1_iodelay_ddr_rev20_confmmc1_iodelay_sdr104_rev11_confmmc1_iodelay_sdr104_rev20_confmmc2_iodelay_hs200_rev11_confmmc2_iodelay_hs200_rev20_confmmc2_iodelay_ddr_3_3v_rev11_confmmc2_iodelay_ddr_1_8v_rev11_confmmc3_iodelay_manual1_rev11_confmmc3_iodelay_manual1_rev20_confmmc4_iodelay_ds_rev11_confmmc4_iodelay_ds_rev20_confmmc4_iodelay_sdr12_hs_sdr25_rev11_confmmc4_iodelay_sdr12_hs_sdr25_rev20_confsdmaedmaedma_tptc0edma_tptc1gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8uart1uart2uart3uart4uart5uart6uart7uart8uart9uart10mailbox1mailbox2mailbox3mailbox4mailbox5mbox_ipu1_ipc3xmbox_dsp1_ipc3xmailbox6mbox_ipu2_ipc3xmbox_dsp2_ipc3xmailbox7mailbox8mailbox9mailbox10mailbox11mailbox12mailbox13timer1timer2timer3timer4timer5timer6timer7timer8timer9timer10timer11timer12timer13timer14timer15timer16wdt2hwspinlocktps659038smps12_regsmps3_regsmps45_regsmps6_regsmps7_regsmps8_regsmps9_regldo1_regldo2_regldo3_regldo4_regldo9_regldoln_regldousb_regldortc_regregen1regen2tps659038_rtctps659038_pwr_buttontps659038_gpioextcon_usb2tpic2810cdce913i2c5mmc1mmc2mmc3mmc4mmu0_dsp1mmu1_dsp1mmu_ipu1mmu_ipu2abb_mpuabb_ivahdabb_dspeveabb_gpumcspi1mcspi2mcspi3sn65hvs882mcspi4qspisata_phypcie1_phypcie2_physatausb2_phy1usb2_phy2usb3_phy1omap_dwc3_1omap_dwc3_2omap_dwc3_3usb3elmgpmcatlmcasp1mcasp2mcasp3mcasp4mcasp5mcasp6mcasp7mcasp8crossbar_mpudavinci_mdioethphy0ethphy1cpsw_emac0cpsw_emac1phy_seldcan1dcan2dsshdmiepwmss0ehrpwm0ecap0epwmss1ehrpwm1ecap1epwmss2ehrpwm2ecap2aes1aes2desshamrngdsp2_systemomap_dwc3_4usb4mmu0_dsp2mmu1_dsp2thermal_zonescpu_thermalcpu_tripscpu_alert0cpu_critcpu_cooling_mapsgpu_thermalgpu_critcore_thermalcore_critdspeve_thermaldspeve_critiva_thermaliva_critvmainv3_3dvtt_fixedfs_loader0ipu2_memory_regionipu1_memory_regionipu1_pgtblipu2_pgtblxtal25mhz X8('zҤ ti,am5718-idkti,am5718ti,dra7&7TI AM5718 IDKchosen=/ocp/serial@48020000I/ocp/timer@48032000 T/fs_loader@0aliasesd/ocp/i2c@48070000i/ocp/i2c@48072000n/ocp/i2c@48060000s/ocp/i2c@4807a000x/ocp/i2c@4807c000}/ocp/serial@4806a000/ocp/serial@4806c000/ocp/serial@48020000/ocp/serial@4806e000/ocp/serial@48066000/ocp/serial@48068000/ocp/serial@48420000/ocp/serial@48422000/ocp/serial@48424000/ocp/serial@4ae2b000&/ocp/ethernet@48484000/slave@48480200&/ocp/ethernet@48484000/slave@48480300/ocp/can@481cc000/ocp/can@481d0000/ocp/qspi@4b300000/ocp/ipu@58820000/ocp/ipu@55020000- /ocp/i2c@48070000/tps659038@58/tps659038_rtc/ocp/rtc@48838000'/ocp/omap_dwc3_1@48880000/usb@48890000'/ocp/omap_dwc3_2@488c0000/usb@488d0000timerarm,armv7-timer0    &interrupt-controller@48211000arm,cortex-a15-gic+@@QH!H! H!@ H!`    &Uinterrupt-controller@48281000&ti,omap5-wugen-mputi,omap4-wugen-mpu+@QH(&Ucpuscpu@0]cpuarm,cortex-a15Qi}cpuUopp-tableoperating-points-v2-ti-cpuUopp_nom-1000000000; , P0opp_od-1176000000FV @ @socti,omap-inframpu ti,omap5-mpu mpuocpti,dra7-l3-nocsimple-bus l3_main_1l3_main_2 QDE  /l4@4a000000ti,dra7-l4-cfgsimple-bus J"/U scm@2000ti,dra7-scm-coresimple-busQ   /U scm_conf@0sysconsimple-busQ /Upbias_regulator@e00ti,pbias-dra7ti,pbias-omapQU pbias_mmc_omap5=pbias_mmc_omap5Lw@d2ZUclocksUdss_deshdcp_clk@558|ti,gate-clock}QXUehrpwm0_tbclk@558|ti,gate-clock} QXUehrpwm1_tbclk@558|ti,gate-clock} QXUehrpwm2_tbclk@558|ti,gate-clock} QXUsys_32k_ck| ti,mux-clock} QUOpinmux@1400ti,dra7-padconfpinctrl-singleQh@+ ?Udcan1_pins_defaultUdcan1_pins_sleepUmmc1_pins_default_no_clk_pu0TX\`dhUmmc1_pins_default0TX\`dhUmmc1_pins_sdr120TX\`dhUmmc1_pins_hs0TX\`dhUmmc1_pins_sdr250TX\`dhUmmc1_pins_sdr500TX\`dhUmmc1_pins_ddr50_rev100TX\`dhUmmc1_pins_ddr50_rev200TX\`dhUmmc1_pins_sdr1040TX\`dhUmmc2_pins_defaultPUmmc2_pins_hsPUmmc2_pins_ddr_rev10PUmmc2_pins_ddr_rev20PUmmc2_pins_hs200PUscm_conf@1c04sysconQ Uscm_conf@1c24sysconQ$$Udma-router@b78ti,dra7-dma-crossbarQ x * Udma-router@c78ti,dra7-dma-crossbarQ x| * Ucm_core_aon@5000ti,dra7-cm-core-aonQP UclocksUatl_clkin0_ck|ti,dra7-atl-clock}UBatl_clkin1_ck|ti,dra7-atl-clock}UAatl_clkin2_ck|ti,dra7-atl-clock}U@atl_clkin3_ck|ti,dra7-atl-clock}U?hdmi_clkin_ck| fixed-clock6U.mlb_clkin_ck| fixed-clock6Umlbp_clkin_ck| fixed-clock6Upciesref_acs_clk_ck| fixed-clock6UYref_clkin0_ck| fixed-clock6UDref_clkin1_ck| fixed-clock6UEref_clkin2_ck| fixed-clock6UFref_clkin3_ck| fixed-clock6UGrmii_clk_ck| fixed-clock6Upsdvenc_clkin_ck| fixed-clock6Usecure_32k_clk_src_ck| fixed-clock6Usys_clk32_crystal_ck| fixed-clock6U sys_clk32_pseudo_ck|fixed-factor-clock}FQbU virt_12000000_ck| fixed-clock6U~virt_13000000_ck| fixed-clock6]@Uvirt_16800000_ck| fixed-clock6YUvirt_19200000_ck| fixed-clock6$Uvirt_20000000_ck| fixed-clock61-Uvirt_26000000_ck| fixed-clock6Uvirt_27000000_ck| fixed-clock6Uvirt_38400000_ck| fixed-clock6IUsys_clkin2| fixed-clock6XUCusb_otg_clkin_ck| fixed-clock6Uvideo1_clkin_ck| fixed-clock6U8video1_m2_clkin_ck| fixed-clock6U-video2_clkin_ck| fixed-clock6U9video2_m2_clkin_ck| fixed-clock6U,dpll_abe_ck@1e0|ti,omap4-dpll-m4xen-clock}QUdpll_abe_x2_ck|ti,omap4-dpll-x2-clock}Udpll_abe_m2x2_ck@1f0|ti,divider-clock}[fQxUabe_clk@108|ti,divider-clock}[QUdpll_abe_m2_ck@1f0|ti,divider-clock}[fQxUndpll_abe_m3x2_ck@1f4|ti,divider-clock}[fQxUdpll_core_byp_mux@12c| ti,mux-clock}Q,Udpll_core_ck@120|ti,omap4-dpll-core-clock}Q $,(Udpll_core_x2_ck|ti,omap4-dpll-x2-clock}Udpll_core_h12x2_ck@13c|ti,divider-clock}[?fQ<xUmpu_dpll_hs_clk_div|fixed-factor-clock}FQUdpll_mpu_ck@160|ti,omap5-mpu-dpll-clock}Q`dlhUdpll_mpu_m2_ck@170|ti,divider-clock}[fQpxUmpu_dclk_div|fixed-factor-clock}FQUdsp_dpll_hs_clk_div|fixed-factor-clock}FQUdpll_dsp_byp_mux@240| ti,mux-clock}Q@Udpll_dsp_ck@234|ti,omap4-dpll-clock}Q48@<#FUdpll_dsp_m2_ck@244|ti,divider-clock}[fQDx#FUiva_dpll_hs_clk_div|fixed-factor-clock}FQU dpll_iva_byp_mux@1ac| ti,mux-clock} QU!dpll_iva_ck@1a0|ti,omap4-dpll-clock}!Q"Ep}@U"dpll_iva_m2_ck@1b0|ti,divider-clock}"[fQx#%U#iva_dclk|fixed-factor-clock}#FQUdpll_gpu_byp_mux@2e4| ti,mux-clock}QU$dpll_gpu_ck@2d8|ti,omap4-dpll-clock}$Q%Ly@U%dpll_gpu_m2_ck@2e8|ti,divider-clock}%[fQx&_(kU&dpll_core_m2_ck@130|ti,divider-clock}[fQ0xU'core_dpll_out_dclk_div|fixed-factor-clock}'FQUdpll_ddr_byp_mux@21c| ti,mux-clock}QU(dpll_ddr_ck@210|ti,omap4-dpll-clock}(QU)dpll_ddr_m2_ck@220|ti,divider-clock})[fQ xUdpll_gmac_byp_mux@2b4| ti,mux-clock}QU*dpll_gmac_ck@2a8|ti,omap4-dpll-clock}*QU+dpll_gmac_m2_ck@2b8|ti,divider-clock}+[fQxUvideo2_dclk_div|fixed-factor-clock},FQUvideo1_dclk_div|fixed-factor-clock}-FQUhdmi_dclk_div|fixed-factor-clock}.FQUper_dpll_hs_clk_div|fixed-factor-clock}FQU]usb_dpll_hs_clk_div|fixed-factor-clock}FQUaeve_dpll_hs_clk_div|fixed-factor-clock}FQU/dpll_eve_byp_mux@290| ti,mux-clock}/QU0dpll_eve_ck@284|ti,omap4-dpll-clock}0QU1dpll_eve_m2_ck@294|ti,divider-clock}1[fQxU2eve_dclk_div|fixed-factor-clock}2FQUdpll_core_h13x2_ck@140|ti,divider-clock}[?fQ@xUdpll_core_h14x2_ck@144|ti,divider-clock}[?fQDxUqdpll_core_h22x2_ck@154|ti,divider-clock}[?fQTxU:dpll_core_h23x2_ck@158|ti,divider-clock}[?fQXxU}dpll_core_h24x2_ck@15c|ti,divider-clock}[?fQ\xUdpll_ddr_x2_ck|ti,omap4-dpll-x2-clock})U3dpll_ddr_h11x2_ck@228|ti,divider-clock}3[?fQ(xUdpll_dsp_x2_ck|ti,omap4-dpll-x2-clock}U4dpll_dsp_m3x2_ck@248|ti,divider-clock}4[fQHx5ׄU5dpll_gmac_x2_ck|ti,omap4-dpll-x2-clock}+U6dpll_gmac_h11x2_ck@2c0|ti,divider-clock}6[?fQxU7dpll_gmac_h12x2_ck@2c4|ti,divider-clock}6[?fQxU dpll_gmac_h13x2_ck@2c8|ti,divider-clock}6[?fQxU!dpll_gmac_m3x2_ck@2bc|ti,divider-clock}6[fQxU"gmii_m_clk_div|fixed-factor-clock}7FQU#hdmi_clk2_div|fixed-factor-clock}.FQUMhdmi_div_clk|fixed-factor-clock}.FQUSl3_iclk_div@100|ti,divider-clock[Q}Ul4_root_clk_div|fixed-factor-clock}FQU video1_clk2_div|fixed-factor-clock}8FQUKvideo1_div_clk|fixed-factor-clock}8FQUQvideo2_clk2_div|fixed-factor-clock}9FQULvideo2_div_clk|fixed-factor-clock}9FQURipu1_gfclk_mux@520| ti,mux-clock}:Q ;:U;mcasp1_ahclkr_mux@550| ti,mux-clock8}<=>?@ABCDEFGHIQPUmcasp1_ahclkx_mux@550| ti,mux-clock8}<=>?@ABCDEFGHIQPUmcasp1_aux_gfclk_mux@550| ti,mux-clock}JKLMQPUtimer5_gfclk_mux@558| ti,mux-clock0}NOCDEFGPQRSTQXU$timer6_gfclk_mux@560| ti,mux-clock0}NOCDEFGPQRSTQ`U%timer7_gfclk_mux@568| ti,mux-clock0}NOCDEFGPQRSTQhU&timer8_gfclk_mux@570| ti,mux-clock0}NOCDEFGPQRSTQpU'uart6_gfclk_mux@580| ti,mux-clock}UVQU(dummy_ck| fixed-clock6U)clockdomainsU*cm_core@8000ti,dra7-cm-coreQ0U+clocksU,dpll_pcie_ref_ck@200|ti,omap4-dpll-clock}Q UWdpll_pcie_ref_m2ldo_ck@210|ti,divider-clock}W[fQxUXapll_pcie_in_clk_mux@4ae06118 ti,mux-clock}XY|QUZapll_pcie_ck@21c|ti,dra7-apll-clock}ZWQ U[optfclk_pciephy1_32khz@4a0093b0ti,gate-clock}O|QUoptfclk_pciephy2_32khz@4a0093b8ti,gate-clock}O|QUoptfclk_pciephy_div@4a00821cti,divider-clock}[|Q[U\optfclk_pciephy1_clk@4a0093b0ti,gate-clock}[|Q Uoptfclk_pciephy2_clk@4a0093b8ti,gate-clock}[|Q Uoptfclk_pciephy1_div_clk@4a0093b0ti,gate-clock}\|Q Uoptfclk_pciephy2_div_clk@4a0093b8ti,gate-clock}\|Q Uapll_pcie_clkvcoldo|fixed-factor-clock}[FQU-apll_pcie_clkvcoldo_div|fixed-factor-clock}[FQU.apll_pcie_m2_ck|fixed-factor-clock}[FQUdpll_per_byp_mux@14c| ti,mux-clock}]QLU^dpll_per_ck@140|ti,omap4-dpll-clock}^Q@DLHU_dpll_per_m2_ck@150|ti,divider-clock}_[fQPxU`func_96m_aon_dclk_div|fixed-factor-clock}`FQUdpll_usb_byp_mux@18c| ti,mux-clock}aQUbdpll_usb_ck@180|ti,omap4-dpll-j-type-clock}bQUcdpll_usb_m2_ck@190|ti,divider-clock}c[fQxUfdpll_pcie_ref_m2_ck@210|ti,divider-clock}W[fQxUdpll_per_x2_ck|ti,omap4-dpll-x2-clock}_Uddpll_per_h11x2_ck@158|ti,divider-clock}d[?fQXxUedpll_per_h12x2_ck@15c|ti,divider-clock}d[?fQ\xUidpll_per_h13x2_ck@160|ti,divider-clock}d[?fQ`xU{dpll_per_h14x2_ck@164|ti,divider-clock}d[?fQdxUrdpll_per_m2x2_ck@150|ti,divider-clock}d[fQPxUVdpll_usb_clkdcoldo|fixed-factor-clock}cFQUhfunc_128m_clk|fixed-factor-clock}eFQUvfunc_12m_fclk|fixed-factor-clock}VFQU/func_24m_clk|fixed-factor-clock}`FQU>func_48m_fclk|fixed-factor-clock}VFQUUfunc_96m_fclk|fixed-factor-clock}VFQU0l3init_60m_fclk@104|ti,divider-clock}fQU1clkout2_clk@6b0|ti,gate-clock}gQU2l3init_960m_gfclk@6c0|ti,gate-clock}hQUmdss_32khz_clk@1120|ti,gate-clock}O Q U3dss_48mhz_clk@1120|ti,gate-clock}U Q Udss_dss_clk@1120|ti,gate-clock}iQ Udss_hdmi_clk@1120|ti,gate-clock}j Q Udss_video1_clk@1120|ti,gate-clock}k Q Udss_video2_clk@1120|ti,gate-clock}l Q U4gpio2_dbclk@1760|ti,gate-clock}OQ`U5gpio3_dbclk@1768|ti,gate-clock}OQhU6gpio4_dbclk@1770|ti,gate-clock}OQpU7gpio5_dbclk@1778|ti,gate-clock}OQxU8gpio6_dbclk@1780|ti,gate-clock}OQU9gpio7_dbclk@1810|ti,gate-clock}OQU:gpio8_dbclk@1818|ti,gate-clock}OQU;mmc1_clk32k@1328|ti,gate-clock}OQ(U<mmc2_clk32k@1330|ti,gate-clock}OQ0U=mmc3_clk32k@1820|ti,gate-clock}OQ U>mmc4_clk32k@1828|ti,gate-clock}OQ(U?sata_ref_clk@1388|ti,gate-clock}QUusb_otg_ss1_refclk960m@13f0|ti,gate-clock}mQUusb_otg_ss2_refclk960m@1340|ti,gate-clock}mQ@Uusb_phy1_always_on_clk32k@640|ti,gate-clock}OQ@Uusb_phy2_always_on_clk32k@688|ti,gate-clock}OQUusb_phy3_always_on_clk32k@698|ti,gate-clock}OQUatl_dpll_clk_mux@c00| ti,mux-clock}O89.Q Uoatl_gfclk_mux@c00| ti,mux-clock }noQ Urmii_50mhz_clk_mux@13d0| ti,mux-clock}7pQU@gmac_rft_clk_mux@13d0| ti,mux-clock}89n.QUgpu_core_gclk_mux@1220| ti,mux-clock }qr&Q s&Usgpu_hyd_gclk_mux@1220| ti,mux-clock }qr&Q t&Utl3instr_ts_gclk_div@e50|ti,divider-clock}uQP  UAmcasp2_ahclkr_mux@1860| ti,mux-clock8}<=>?@ABCDEFGHIQ`Umcasp2_ahclkx_mux@1860| ti,mux-clock8}<=>?@ABCDEFGHIQ`Umcasp2_aux_gfclk_mux@1860| ti,mux-clock}JKLMQ`Umcasp3_ahclkx_mux@1868| ti,mux-clock8}<=>?@ABCDEFGHIQhUmcasp3_aux_gfclk_mux@1868| ti,mux-clock}JKLMQhUmcasp4_ahclkx_mux@1898| ti,mux-clock8}<=>?@ABCDEFGHIQUmcasp4_aux_gfclk_mux@1898| ti,mux-clock}JKLMQUmcasp5_ahclkx_mux@1878| ti,mux-clock8}<=>?@ABCDEFGHIQxUmcasp5_aux_gfclk_mux@1878| ti,mux-clock}JKLMQxUmcasp6_ahclkx_mux@1904| ti,mux-clock8}<=>?@ABCDEFGHIQUmcasp6_aux_gfclk_mux@1904| ti,mux-clock}JKLMQUmcasp7_ahclkx_mux@1908| ti,mux-clock8}<=>?@ABCDEFGHIQUmcasp7_aux_gfclk_mux@1908| ti,mux-clock}JKLMQUmcasp8_ahclkx_mux@1890| ti,mux-clock8}<=>?@ABCDEFGHIQUmcasp8_aux_gfclk_mux@1890| ti,mux-clock}JKLMQUmmc1_fclk_mux@1328| ti,mux-clock}vVQ(Uwmmc1_fclk_div@1328|ti,divider-clock}w[Q(UBmmc2_fclk_mux@1330| ti,mux-clock}vVQ0Uxmmc2_fclk_div@1330|ti,divider-clock}x[Q0UCmmc3_gfclk_mux@1820| ti,mux-clock}UVQ Uymmc3_gfclk_div@1820|ti,divider-clock}y[Q UDmmc4_gfclk_mux@1828| ti,mux-clock}UVQ(Uzmmc4_gfclk_div@1828|ti,divider-clock}z[Q(UEqspi_gfclk_mux@1838| ti,mux-clock}v{Q8U|qspi_gfclk_div@1838|ti,divider-clock}|[Q8Utimer10_gfclk_mux@1728| ti,mux-clock,}NOCDEFGPQRSQ(UFtimer11_gfclk_mux@1730| ti,mux-clock,}NOCDEFGPQRSQ0UGtimer13_gfclk_mux@17c8| ti,mux-clock,}NOCDEFGPQRSQUHtimer14_gfclk_mux@17d0| ti,mux-clock,}NOCDEFGPQRSQUItimer15_gfclk_mux@17d8| ti,mux-clock,}NOCDEFGPQRSQUJtimer16_gfclk_mux@1830| ti,mux-clock,}NOCDEFGPQRSQ0UKtimer2_gfclk_mux@1738| ti,mux-clock,}NOCDEFGPQRSQ8ULtimer3_gfclk_mux@1740| ti,mux-clock,}NOCDEFGPQRSQ@UMtimer4_gfclk_mux@1748| ti,mux-clock,}NOCDEFGPQRSQHUNtimer9_gfclk_mux@1750| ti,mux-clock,}NOCDEFGPQRSQPUOuart1_gfclk_mux@1840| ti,mux-clock}UVQ@UPuart2_gfclk_mux@1848| ti,mux-clock}UVQHUQuart3_gfclk_mux@1850| ti,mux-clock}UVQPURuart4_gfclk_mux@1858| ti,mux-clock}UVQXUSuart5_gfclk_mux@1870| ti,mux-clock}UVQpUTuart7_gfclk_mux@18d0| ti,mux-clock}UVQUUuart8_gfclk_mux@18e0| ti,mux-clock}UVQUVuart9_gfclk_mux@18e8| ti,mux-clock}UVQUWvip1_gclk_mux@1020| ti,mux-clock}}Q UXvip2_gclk_mux@1028| ti,mux-clock}}Q(UYvip3_gclk_mux@1030| ti,mux-clock}}Q0UZclockdomainsU[coreaon_clkdmti,clockdomain}cU\l4@4ae00000ti,dra7-l4-wkupsimple-bus J/U]counter@4000ti,omap-counter32kQ@@  counter_32kU^prm@6000ti,dra7-prmsimple-busQ`0   `0/U_clocksU`sys_clkin1@110| ti,mux-clock}~QxUabe_dpll_sys_clk_mux@118| ti,mux-clock}CQUabe_dpll_bypass_clk_mux@114| ti,mux-clock}OQUabe_dpll_clk_mux@10c| ti,mux-clock}OQ Uabe_24m_fclk@11c|ti,divider-clock}QU<aess_fclk@178|ti,divider-clock}Qx[Uabe_giclk_div@174|ti,divider-clock}Qt[UPabe_lp_clk_div@1d8|ti,divider-clock}Q Uabe_sys_clk_div@120|ti,divider-clock}Q [U=adc_gfclk_mux@1dc| ti,mux-clock }COQUasys_clk1_dclk_div@1c8|ti,divider-clock}[@QUsys_clk2_dclk_div@1cc|ti,divider-clock}C[@QUper_abe_x1_dclk_div@1bc|ti,divider-clock}n[@QUdsp_gclk_div@18c|ti,divider-clock}[@QUgpu_dclk@1a0|ti,divider-clock}&[@QUemif_phy_dclk_div@190|ti,divider-clock}[@QUgmac_250m_dclk_div@19c|ti,divider-clock}[@QUgmac_main_clk|fixed-factor-clock}FQUl3init_480m_dclk_div@1ac|ti,divider-clock}f[@QUusb_otg_dclk_div@184|ti,divider-clock}[@QUsata_dclk_div@1c0|ti,divider-clock}[@QUpcie2_dclk_div@1b8|ti,divider-clock}[@QUpcie_dclk_div@1b4|ti,divider-clock}[@QUemu_dclk_div@194|ti,divider-clock}[@QUsecure_32k_dclk_div@1c4|ti,divider-clock}[@QUclkoutmux0_clk_mux@158| ti,mux-clockX}QXUTclkoutmux1_clk_mux@15c| ti,mux-clockX}Q\Ubclkoutmux2_clk_mux@160| ti,mux-clockX}Q`Ugcustefuse_sys_gfclk_div|fixed-factor-clock}FQUceve_clk@180| ti,mux-clock}25QUdhdmi_dpll_clk_mux@164| ti,mux-clock}CQdUjmlb_clk@134|ti,divider-clock}[@Q4UHmlbp_clk@130|ti,divider-clock}[@Q0UIper_abe_x1_gfclk2_div@138|ti,divider-clock}n[@Q8UJtimer_sys_clk_div@144|ti,divider-clock}QD[UNvideo1_dpll_clk_mux@168| ti,mux-clock}CQhUkvideo2_dpll_clk_mux@16c| ti,mux-clock}CQlUlwkupaon_iclk_mux@108| ti,mux-clock}QUugpio1_dbclk@1838|ti,gate-clock}OQ8Uedcan1_sys_clk_mux@1888| ti,mux-clock}CQUtimer1_gfclk_mux@1840| ti,mux-clock,}NOCDEFGPQRSQ@Ufuart10_gfclk_mux@1880| ti,mux-clock}UVQUgclockdomainsUhipu1_rst@510ti,dra7-resetQ"/Uipu2_rst@910ti,dra7-resetQ "/Uscm_conf@c000sysconQUaxi@0 simple-busQQ0 pcie@51000000 ti,dra7-pcieQQ Q L /rc_dbicsti_confconfig ]pci00 009@CM pcie1^ cpcie-phy0m`okay Uiinterrupt-controller+@Upcie_ep@51000000ti,dra7-pcie-ep QQ(Q LQ(&/ep_dbicsti_confep_dbics2addr_space  C pcie1^ cpcie-phy0  disabled Ujaxi@1 simple-busQQ00 disabledpcie@51800000 ti,dra7-pcieQQ Q L /rc_dbicsti_confconfig cd]pci000009@CM pcie2^ cpcie-phy0m`interrupt-controller+@Uocmcram@40300000 mmio-sramQ@0 @0Uksram-hs@0ti,secure-ramQocmcram@40400000 disabled mmio-sramQ@@ @@Ulocmcram@40500000 disabled mmio-sramQ@P @PUmbandgap@4a0021e00QJ! J#, J#,J#12Ctxrx/MUwserial@4806c000ti,dra742-uartti,omap4-uartQH  D uart26l disabled>34CtxrxUxserial@48020000ti,dra742-uartti,omap4-uartQH  E uart36lokay>56CtxrxEH/MUyserial@4806e000ti,dra742-uartti,omap4-uartQH  A uart46l disabled>78CtxrxUzserial@48066000ti,dra742-uartti,omap4-uartQH`  d uart56l disabled>?@CtxrxU{serial@48068000ti,dra742-uartti,omap4-uartQH  e uart66l disabled>OPCtxrxU|serial@48420000ti,dra742-uartti,omap4-uartQHB   uart76l disabledU}serial@48422000ti,dra742-uartti,omap4-uartQHB    uart86l disabledU~serial@48424000ti,dra742-uartti,omap4-uartQHB@   uart96l disabledUserial@4ae2b000ti,dra742-uartti,omap4-uartQJ   uart106l disabledUmailbox@4a0f4000ti,omap4-mailboxQJ@$   mailbox1Wcu disabledUmailbox@4883a000ti,omap4-mailboxQH0   mailbox2Wcu  disabledUmailbox@4883c000ti,omap4-mailboxQH0   mailbox3Wcu  disabledUmailbox@4883e000ti,omap4-mailboxQH0   mailbox4Wcu  disabledUmailbox@48840000ti,omap4-mailboxQH0   mailbox5Wcu okayUmbox_ipu1_ipc3x  okayUmbox_dsp1_ipc3x  okayUmailbox@48842000ti,omap4-mailboxQH 0   mailbox6Wcu okayUmbox_ipu2_ipc3x  okayUmailbox@48844000ti,omap4-mailboxQH@0   mailbox7Wcu  disabledUmailbox@48846000ti,omap4-mailboxQH`0   mailbox8Wcu  disabledUmailbox@4885e000ti,omap4-mailboxQH0       mailbox9Wcu  disabledUmailbox@48860000ti,omap4-mailboxQH0    mailbox10Wcu  disabledUmailbox@48862000ti,omap4-mailboxQH 0   mailbox11Wcu  disabledUmailbox@48864000ti,omap4-mailboxQH@0   mailbox12Wcu  disabledUmailbox@48802000ti,omap4-mailboxQH 0 {|}~  mailbox13Wcu  disabledUtimer@4ae18000ti,omap5430-timerQJ   timer1Utimer@48032000ti,omap5430-timerQH   ! timer2Utimer@48034000ti,omap5430-timerQH@  " timer3/Utimer@48036000ti,omap5430-timerQH`  # timer4/Utimer@48820000ti,omap5430-timerQH  $ timer5Utimer@48822000ti,omap5430-timerQH   % timer6Utimer@48824000ti,omap5430-timerQH@  & timer7/Utimer@48826000ti,omap5430-timerQH`  ' timer8/Utimer@4803e000ti,omap5430-timerQH  ( timer9/Utimer@48086000ti,omap5430-timerQH`  ) timer10Utimer@48088000ti,omap5430-timerQH  * timer11/Utimer@4ae20000ti,omap5430-timerQJ  Z timer12Utimer@48828000ti,omap5430-timerQH  S timer13Utimer@4882a000ti,omap5430-timerQH  T timer14Utimer@4882c000ti,omap5430-timerQH  U timer15Utimer@4882e000ti,omap5430-timerQH  V timer16Uwdt@4ae14000 ti,omap3-wdtQJ@  K  wd_timer2Uspinlock@4a0f6000ti,omap4-hwspinlockQJ`  spinlockUdmm@4e000000 ti,omap5-dmmQN  l dmmi2c@48070000 ti,omap4-i2cQH  3 i2c1okay6/Utps659038@58 ti,tps659038QX@+Utps659038_pmicti,tps659038-pmic#4DTdtregulatorssmps12=smps12L PdUsmps3=smps3LpdpUsmps45=smps45L PdUsmps6=smps6L PdUsmps7=smps7L Pd0Usmps8=smps8Usmps9=smps9L2Zd2ZUldo1=ldo1Lw@d2ZUldo2=ldo2Lw@dw@Uldo3=ldo3Lw@dw@Uldo4=ldo4Lw@dw@Uldo9=ldo9L @d@Uldoln=ldolnLw@dw@Uldousb=ldousbL2Zd2ZUldortc=ldortcLw@dw@Uregen1=regen1Uregen2=regen2Utps659038_rtcti,palmas-rtc& Utps659038_pwr_buttonti,palmas-pwrbutton& % Utps659038_gpioti,palmas-gpio"2Utps659038_usbti,palmas-usb-vidB[ r zUtpic2810@60 ti,tpic2810Q`"2Ucdce913@65 ti,cdce913Qe}|Ui2c@48072000 ti,omap4-i2cQH   4 i2c2 disabledUi2c@48060000 ti,omap4-i2cQH  8 i2c3 disabledUi2c@4807a000 ti,omap4-i2cQH  9 i2c4 disabledUi2c@4807c000 ti,omap4-i2cQH  7 i2c5 disabledUmmc@4809c000ti,dra7-hsmmcti,omap4-hsmmcQH   N mmc1>=>Ctxrxokay q+ 5> GdefaulthsU_/U mmc@480b4000ti,dra7-hsmmcti,omap4-hsmmcQH @  Q mmc2>/0Ctxrxokayi+v>Gdefaulthsddr_1_8vU_/Ummc@480ad000ti,dra7-hsmmcti,omap4-hsmmcQH   Y mmc3>MNCtxrx disabledАUmmc@480d1000ti,dra7-hsmmcti,omap4-hsmmcQH   [ mmc4>9:Ctxrx disabled qUmmu@40d01000ti,dra7-dsp-iommuQ@    mmu0_dsp1 disabledUmmu@40d02000ti,dra7-dsp-iommuQ@     mmu1_dsp1 disabledUmmu@58882000ti,dra7-iommuQX     mmu_ipu1 disabled/Ummu@55082000ti,dra7-iommuQU     mmu_ipu2 disabled/Uregulator-abb-mpu ti,abb-v3=abb_mpu}2(QJ}J}J`J; JXD/setup-addresscontrol-addressint-addressefuse-addressldo-address  H .,@vUregulator-abb-ivahd ti,abb-v3 =abb_ivahd}2(QJ~4J~$J`J% J$pD/setup-addresscontrol-addressint-addressefuse-addressldo-address@  H .0Uregulator-abb-dspeve ti,abb-v3 =abb_dspeve}2(QJ~0J~ J`J% J$lD/setup-addresscontrol-addressint-addressefuse-addressldo-address   H .0Uregulator-abb-gpu ti,abb-v3=abb_gpu}2(QJ}J}J`J; JTD/setup-addresscontrol-addressint-addressefuse-addressldo-address  H .vUspi@48098000ti,omap4-mcspiQH   < mcspi1 :@>#$%&'()* Ctx0rx0tx1rx1tx2rx2tx3rx3 disabledUspi@4809a000ti,omap4-mcspiQH   = mcspi2 : >+,-.Ctx0rx0tx1rx1 disabledUspi@480b8000ti,omap4-mcspiQH   V mcspi3 :>Ctx0rx0okay HUsn65hvs882@0 pisosr-gpio"2Q _B@ qUspi@480ba000ti,omap4-mcspiQH   + mcspi4 :>FGCtx0rx0 disabledUqspi@4b300000ti,dra7xxx-qspiQK0\/qspi_baseqspi_mmap zX qspi}fck A  Wokay _/Um25p80@0jedec,spi-nor _Q  /partition@0 QSPI.SPLQpartition@1 QSPI.u-bootQpartition@2 QSPI.u-boot-spl-osQpartition@3 QSPI.u-boot-envQpartition@4 QSPI.u-boot-env.backup1Qpartition@5 QSPI.kernelQpartition@6 QSPI.file-systemQbocp2scp@4a090000ti,omap-ocp2scpsimple-busQJ   ocp2scp3phy@4A096000ti,phy-pipe3-sataQJ `J ddJ h@/phy_rxphy_txpll_ctrl t}sysclkrefclk  Upciephy@4a094000ti,phy-pipe3-pcieQJ @J Dd/phy_rxphy_tx  }WX\;dpll_refdpll_ref_m2wkupclkrefclkdiv-clkphy-divsysclk Upciephy@4a095000ti,phy-pipe3-pcieQJ PJ Td/phy_rxphy_tx  }WX\;dpll_refdpll_ref_m2wkupclkrefclkdiv-clkphy-divsysclk  disabledUsata@4a141100snps,dwc-ahciQJJ  1^ csata-phy} sata Urtc@48838000ti,am3352-rtcQH  rtcss}Ookay Uocp2scp@4a080000ti,omap-ocp2scpsimple-busQJ   ocp2scp1/phy@4a084000ti,dra7x-usb2ti,omap-usb2QJ@ }wkupclkrefclk  Uphy@4a085000 ti,dra7x-usb2-phy2ti,omap-usb2QJP t}wkupclkrefclk  Uphy@4a084400 ti,omap-usb3QJDJHdJL@/phy_rxphy_txpll_ctrl p }wkupclksysclkrefclk Uomap_dwc3_1@48880000ti,dwc3  usb_otg_ss1QH  H Uusb@48890000 snps,dwc3QHp$ GGH peripheralhostotg^cusb2-phyusb3-phy super-speed -host 5 NUomap_dwc3_2@488c0000ti,dwc3  usb_otg_ss2QH  W  gUusb@488d0000 snps,dwc3QHp$ IIW peripheralhostotg^ cusb2-phy high-speed -peripheral 5 NUomap_dwc3_3@48900000ti,dwc3  usb_otg_ss3QH  X  disabledUusb@48910000 snps,dwc3QHp$ XXX peripheralhostotg high-speed -otg 5 NUelm@48078000ti,am3352-elmQH   elm disabledUgpmc@50000000ti,am3352-gpmc gpmcQP|   >Crxtx n z+@"2 disabledUatl@4843c000 ti,dra7-atlQHC atl BA@?}fck disabledUmcasp@48460000ti,dra7-mcasp-audio mcasp1QHF E/mpudat hg txrx>Ctxrx }fckahclkxahclkr disabledUmcasp@48464000ti,dra7-mcasp-audio mcasp2QHF@ E/mpudat  txrx>Ctxrx }fckahclkxahclkr disabledUmcasp@48468000ti,dra7-mcasp-audio mcasp3QHF F/mpudat  txrx>Ctxrx} fckahclkx disabledUmcasp@4846c000ti,dra7-mcasp-audio mcasp4QHF HC`/mpudat  txrx>Ctxrx} fckahclkx disabledUmcasp@48470000ti,dra7-mcasp-audio mcasp5QHG HC/mpudat  txrx>Ctxrx} fckahclkx disabledUmcasp@48474000ti,dra7-mcasp-audio mcasp6QHG@ HD/mpudat  txrx>Ctxrx} fckahclkx disabledUmcasp@48478000ti,dra7-mcasp-audio mcasp7QHG HE/mpudat  txrx>Ctxrx} fckahclkx disabledUmcasp@4847c000ti,dra7-mcasp-audio mcasp8QHG HE@/mpudat  txrx>Ctxrx} fckahclkx disabledUcrossbar@4a002a48ti,irq-crossbarQJ*H0+&@      Uethernet@48484000ti,dra7-cpswti,cpsw gmac} fckcpts     %  1 8 ExL UQHH@HHR. f0 NOPQokay qUmdio@48485000ti,cpsw-mdioti,davinci_mdio  davinci_mdio {B@QHHPUethernet-phy@0QUethernet-phy@1QUslave@48480200   rgmii Uslave@48480300   rgmii Ucpsw-phy-sel@4a002554ti,dra7xx-cpsw-phy-selQJ%T /gmii-selUcan@481cc000ti,dra7-d_can dcan1QJ  X  }okayGdefaultsleepactiveU_Ucan@481d0000ti,dra7-d_can dcan2QHH  X  } disabledUdss@58000000 ti,dra7-dss disabled  dss_core 8QXX@TXC /dsspll1_clkctrlpll1}fckvideo1_clkUdispc@58001000ti,dra7-dispcQX    dss_dispc}fck 4encoder@58060000 ti,dra7-hdmi QXXXX/wppllphycore  ` disabled  dss_hdmi} fcksys_clkUepwmss@4843e000 ti,dra746-pwmssti,am33xx-pwmssQHC0 epwmss0 disabledUpwm@4843e200"ti,dra746-ehrpwmti,am3352-ehrpwm QHC}  tbclkfck disabledUecap@4843e100ti,dra746-ecapti,am3352-ecap QHC} fck disabledUepwmss@48440000 ti,dra746-pwmssti,am33xx-pwmssQHD0 epwmss1 disabledUpwm@48440200"ti,dra746-ehrpwmti,am3352-ehrpwm QHD}  tbclkfck disabledUecap@48440100ti,dra746-ecapti,am3352-ecap QHD} fck disabledUepwmss@48442000 ti,dra746-pwmssti,am33xx-pwmssQHD 0 epwmss2 disabledUpwm@48442200"ti,dra746-ehrpwmti,am3352-ehrpwm QHD"}  tbclkfck disabledUecap@48442100ti,dra746-ecapti,am3352-ecap QHD!} fck disabledUaes@4b500000 ti,omap4-aes aes1QKP  P>onCtxrx}fckUaes@4b700000 ti,omap4-aes aes2QKp  ;>rqCtxrx}fckUdes@480a5000 ti,omap4-des desQH P  M>utCtxrx}fckUsham@53100000ti,omap5-sham shamQK  . >wCrx}fckUrng@48090000 ti,omap4-rng rngQH   /}fckUipu@58820000 ti,dra7-ipuQX/l2ram ipu1  JU   okay  ./Uipu@55020000 ti,dra7-ipuQU/l2ram ipu2  J   okay  ./Uthermal-zonesUcpu_thermal 5 K Y iUtripsUcpu_alert v_ dpassiveUcpu_crit v(  dcriticalUcooling-mapsUmap0  gpu_thermal 5 K Y iUtripsgpu_crit v(  dcriticalUcore_thermal 5 K Y iUtripscore_crit v(  dcriticalUdspeve_thermal 5 K Y iUtripsdspeve_crit v(  dcriticalUiva_thermal 5 K Y iUtripsiva_crit v(  dcriticalUpmuarm,cortex-a15-pmu&  fixedregulator-vmainregulator-fixed=VMAINLLK@dLK@Ufixedregulator-v3_3dregulator-fixed=V3_3D L2Zd2ZUfixedregulator-vttregulator-fixed =vtt_fixed L2Zd2ZUleds-iio disabled gpio-ledsled-out0 out0  offled-out1 out1  offled-out2 out2  offled-out3 out3  offled-out4 out4  offled-out5 out5  offled-out6 out6  offled-out7 out7  offmemory@80000000]memoryQ@leds gpio-ledscpu0-led status0:red:cpu0   off cpu0usr0-led status0:green:usr   offheartbeat-led status0:blue:heartbeat   off heartbeatusr1-led status1:red:usr   offusr2-led status1:green:usr   offmmc0-led status1:blue:mmc0   off mmc0fs_loader@0 u-boot,fs-loader  Ureserved-memory/ipu2-memory@95800000shared-dma-poolQ okay/Uipu1-memory@9d000000shared-dma-poolQ okay/Uipu1-pgtbl@95700000Qp /Uipu2-pgtbl@95740000Qt /Uxtal25mhz fixed-clock|6}x@U__symbols__ /interrupt-controller@48211000 /interrupt-controller@48281000 /cpus/cpu@0 /opp-table "/ocp/l4@4a000000 )/ocp/l4@4a000000/scm@2000% -/ocp/l4@4a000000/scm@2000/scm_conf@09 6/ocp/l4@4a000000/scm@2000/scm_conf@0/pbias_regulator@e00I F/ocp/l4@4a000000/scm@2000/scm_conf@0/pbias_regulator@e00/pbias_mmc_omap5, T/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks@ d/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/dss_deshdcp_clk@558> t/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/ehrpwm0_tbclk@558> /ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/ehrpwm1_tbclk@558> /ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/ehrpwm2_tbclk@5587 /ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/sys_32k_ck& /ocp/l4@4a000000/scm@2000/pinmux@14009 /ocp/l4@4a000000/scm@2000/pinmux@1400/dcan1_pins_default7 /ocp/l4@4a000000/scm@2000/pinmux@1400/dcan1_pins_sleepB /ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_default_no_clk_pu8 /ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_default6 /ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_sdr123/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_hs6&/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_sdr2566/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_sdr50<F/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_ddr50_rev10<\/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_ddr50_rev207r/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_sdr1048/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc2_pins_default3/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc2_pins_hs:/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc2_pins_ddr_rev10:/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc2_pins_ddr_rev206/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc2_pins_hs200(/ocp/l4@4a000000/scm@2000/scm_conf@1c04(/ocp/l4@4a000000/scm@2000/scm_conf@1c24)/ocp/l4@4a000000/scm@2000/dma-router@b78)/ocp/l4@4a000000/scm@2000/dma-router@c78"/ocp/l4@4a000000/cm_core_aon@5000)/ocp/l4@4a000000/cm_core_aon@5000/clocks7%/ocp/l4@4a000000/cm_core_aon@5000/clocks/atl_clkin0_ck73/ocp/l4@4a000000/cm_core_aon@5000/clocks/atl_clkin1_ck7A/ocp/l4@4a000000/cm_core_aon@5000/clocks/atl_clkin2_ck7O/ocp/l4@4a000000/cm_core_aon@5000/clocks/atl_clkin3_ck7]/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_clkin_ck6k/ocp/l4@4a000000/cm_core_aon@5000/clocks/mlb_clkin_ck7x/ocp/l4@4a000000/cm_core_aon@5000/clocks/mlbp_clkin_ck=/ocp/l4@4a000000/cm_core_aon@5000/clocks/pciesref_acs_clk_ck7/ocp/l4@4a000000/cm_core_aon@5000/clocks/ref_clkin0_ck7/ocp/l4@4a000000/cm_core_aon@5000/clocks/ref_clkin1_ck7/ocp/l4@4a000000/cm_core_aon@5000/clocks/ref_clkin2_ck7/ocp/l4@4a000000/cm_core_aon@5000/clocks/ref_clkin3_ck5/ocp/l4@4a000000/cm_core_aon@5000/clocks/rmii_clk_ck9/ocp/l4@4a000000/cm_core_aon@5000/clocks/sdvenc_clkin_ck?/ocp/l4@4a000000/cm_core_aon@5000/clocks/secure_32k_clk_src_ck>/ocp/l4@4a000000/cm_core_aon@5000/clocks/sys_clk32_crystal_ck=/ocp/l4@4a000000/cm_core_aon@5000/clocks/sys_clk32_pseudo_ck:-/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_12000000_ck:>/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_13000000_ck:O/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_16800000_ck:`/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_19200000_ck:q/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_20000000_ck:/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_26000000_ck:/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_27000000_ck:/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_38400000_ck4/ocp/l4@4a000000/cm_core_aon@5000/clocks/sys_clkin2:/ocp/l4@4a000000/cm_core_aon@5000/clocks/usb_otg_clkin_ck9/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_clkin_ck</ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_m2_clkin_ck9/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_clkin_ck</ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_m2_clkin_ck9/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_ck@1e08#/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_x2_ck>2/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_m2x2_ck@1f05C/ocp/l4@4a000000/cm_core_aon@5000/clocks/abe_clk@108<K/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_m2_ck@1f0>Z/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_m3x2_ck@1f4?k/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_byp_mux@12c:}/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_ck@1209/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_x2_ck@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h12x2_ck@13c=/ocp/l4@4a000000/cm_core_aon@5000/clocks/mpu_dpll_hs_clk_div9/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_mpu_ck@160</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_mpu_m2_ck@1706/ocp/l4@4a000000/cm_core_aon@5000/clocks/mpu_dclk_div=/ocp/l4@4a000000/cm_core_aon@5000/clocks/dsp_dpll_hs_clk_div>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_byp_mux@2409/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_ck@234</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_m2_ck@244=)/ocp/l4@4a000000/cm_core_aon@5000/clocks/iva_dpll_hs_clk_div>=/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_iva_byp_mux@1ac9N/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_iva_ck@1a0<Z/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_iva_m2_ck@1b02i/ocp/l4@4a000000/cm_core_aon@5000/clocks/iva_dclk>r/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gpu_byp_mux@2e49/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gpu_ck@2d8</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gpu_m2_ck@2e8=/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_m2_ck@130@/ocp/l4@4a000000/cm_core_aon@5000/clocks/core_dpll_out_dclk_div>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_byp_mux@21c9/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_ck@210</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_m2_ck@220?/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_byp_mux@2b4:/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_ck@2a8=/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_m2_ck@2b89 /ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_dclk_div90/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_dclk_div7@/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_dclk_div=N/ocp/l4@4a000000/cm_core_aon@5000/clocks/per_dpll_hs_clk_div=b/ocp/l4@4a000000/cm_core_aon@5000/clocks/usb_dpll_hs_clk_div=v/ocp/l4@4a000000/cm_core_aon@5000/clocks/eve_dpll_hs_clk_div>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_eve_byp_mux@2909/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_eve_ck@284</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_eve_m2_ck@2946/ocp/l4@4a000000/cm_core_aon@5000/clocks/eve_dclk_div@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h13x2_ck@140@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h14x2_ck@144@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h22x2_ck@154@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h23x2_ck@158@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h24x2_ck@15c8"/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_x2_ck?1/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_h11x2_ck@2288C/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_x2_ck>R/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_m3x2_ck@2489c/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_x2_ck@s/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_h11x2_ck@2c0@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_h12x2_ck@2c4@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_h13x2_ck@2c8?/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_m3x2_ck@2bc8/ocp/l4@4a000000/cm_core_aon@5000/clocks/gmii_m_clk_div7/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_clk2_div6/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_div_clk9/ocp/l4@4a000000/cm_core_aon@5000/clocks/l3_iclk_div@1009/ocp/l4@4a000000/cm_core_aon@5000/clocks/l4_root_clk_div9/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_clk2_div8/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_div_clk9#/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_clk2_div83/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_div_clk<B/ocp/l4@4a000000/cm_core_aon@5000/clocks/ipu1_gfclk_mux@520?Q/ocp/l4@4a000000/cm_core_aon@5000/clocks/mcasp1_ahclkr_mux@550?c/ocp/l4@4a000000/cm_core_aon@5000/clocks/mcasp1_ahclkx_mux@550Bu/ocp/l4@4a000000/cm_core_aon@5000/clocks/mcasp1_aux_gfclk_mux@550>/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer5_gfclk_mux@558>/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer6_gfclk_mux@560>/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer7_gfclk_mux@568>/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer8_gfclk_mux@570=/ocp/l4@4a000000/cm_core_aon@5000/clocks/uart6_gfclk_mux@5802/ocp/l4@4a000000/cm_core_aon@5000/clocks/dummy_ck//ocp/l4@4a000000/cm_core_aon@5000/clockdomains/ocp/l4@4a000000/cm_core@8000%/ocp/l4@4a000000/cm_core@8000/clocks:/ocp/l4@4a000000/cm_core@8000/clocks/dpll_pcie_ref_ck@200@(/ocp/l4@4a000000/cm_core@8000/clocks/dpll_pcie_ref_m2ldo_ck@210C?/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_in_clk_mux@4ae061186T/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_ck@21cEa/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy1_32khz@4a0093b0Ex/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy2_32khz@4a0093b8B/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy_div@4a00821cC/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy1_clk@4a0093b0C/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy2_clk@4a0093b8G/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy1_div_clk@4a0093b0G/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy2_div_clk@4a0093b89/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_clkvcoldo=/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_clkvcoldo_div5+/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_m2_ck:;/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_byp_mux@14c5L/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_ck@1408X/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_m2_ck@150;g/ocp/l4@4a000000/cm_core@8000/clocks/func_96m_aon_dclk_div:}/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_byp_mux@18c5/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_ck@1808/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_m2_ck@190=/ocp/l4@4a000000/cm_core@8000/clocks/dpll_pcie_ref_m2_ck@2104/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_x2_ck;/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h11x2_ck@158;/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h12x2_ck@15c;/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h13x2_ck@160;/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h14x2_ck@164:/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_m2x2_ck@1508%/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_clkdcoldo38/ocp/l4@4a000000/cm_core@8000/clocks/func_128m_clk3F/ocp/l4@4a000000/cm_core@8000/clocks/func_12m_fclk2T/ocp/l4@4a000000/cm_core@8000/clocks/func_24m_clk3a/ocp/l4@4a000000/cm_core@8000/clocks/func_48m_fclk3o/ocp/l4@4a000000/cm_core@8000/clocks/func_96m_fclk9}/ocp/l4@4a000000/cm_core@8000/clocks/l3init_60m_fclk@1045/ocp/l4@4a000000/cm_core@8000/clocks/clkout2_clk@6b0;/ocp/l4@4a000000/cm_core@8000/clocks/l3init_960m_gfclk@6c08/ocp/l4@4a000000/cm_core@8000/clocks/dss_32khz_clk@11208/ocp/l4@4a000000/cm_core@8000/clocks/dss_48mhz_clk@11206/ocp/l4@4a000000/cm_core@8000/clocks/dss_dss_clk@11207/ocp/l4@4a000000/cm_core@8000/clocks/dss_hdmi_clk@11209/ocp/l4@4a000000/cm_core@8000/clocks/dss_video1_clk@11209/ocp/l4@4a000000/cm_core@8000/clocks/dss_video2_clk@11206/ocp/l4@4a000000/cm_core@8000/clocks/gpio2_dbclk@17606 /ocp/l4@4a000000/cm_core@8000/clocks/gpio3_dbclk@17686/ocp/l4@4a000000/cm_core@8000/clocks/gpio4_dbclk@17706"/ocp/l4@4a000000/cm_core@8000/clocks/gpio5_dbclk@17786./ocp/l4@4a000000/cm_core@8000/clocks/gpio6_dbclk@17806:/ocp/l4@4a000000/cm_core@8000/clocks/gpio7_dbclk@18106F/ocp/l4@4a000000/cm_core@8000/clocks/gpio8_dbclk@18186R/ocp/l4@4a000000/cm_core@8000/clocks/mmc1_clk32k@13286^/ocp/l4@4a000000/cm_core@8000/clocks/mmc2_clk32k@13306j/ocp/l4@4a000000/cm_core@8000/clocks/mmc3_clk32k@18206v/ocp/l4@4a000000/cm_core@8000/clocks/mmc4_clk32k@18287/ocp/l4@4a000000/cm_core@8000/clocks/sata_ref_clk@1388A/ocp/l4@4a000000/cm_core@8000/clocks/usb_otg_ss1_refclk960m@13f0A/ocp/l4@4a000000/cm_core@8000/clocks/usb_otg_ss2_refclk960m@1340C/ocp/l4@4a000000/cm_core@8000/clocks/usb_phy1_always_on_clk32k@640C/ocp/l4@4a000000/cm_core@8000/clocks/usb_phy2_always_on_clk32k@688C/ocp/l4@4a000000/cm_core@8000/clocks/usb_phy3_always_on_clk32k@698: /ocp/l4@4a000000/cm_core@8000/clocks/atl_dpll_clk_mux@c007/ocp/l4@4a000000/cm_core@8000/clocks/atl_gfclk_mux@c00=*/ocp/l4@4a000000/cm_core@8000/clocks/rmii_50mhz_clk_mux@13d0;=/ocp/l4@4a000000/cm_core@8000/clocks/gmac_rft_clk_mux@13d0<N/ocp/l4@4a000000/cm_core@8000/clocks/gpu_core_gclk_mux@1220;`/ocp/l4@4a000000/cm_core@8000/clocks/gpu_hyd_gclk_mux@1220=q/ocp/l4@4a000000/cm_core@8000/clocks/l3instr_ts_gclk_div@e50</ocp/l4@4a000000/cm_core@8000/clocks/mcasp2_ahclkr_mux@1860</ocp/l4@4a000000/cm_core@8000/clocks/mcasp2_ahclkx_mux@1860?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp2_aux_gfclk_mux@1860</ocp/l4@4a000000/cm_core@8000/clocks/mcasp3_ahclkx_mux@1868?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp3_aux_gfclk_mux@1868</ocp/l4@4a000000/cm_core@8000/clocks/mcasp4_ahclkx_mux@1898?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp4_aux_gfclk_mux@1898< /ocp/l4@4a000000/cm_core@8000/clocks/mcasp5_ahclkx_mux@1878?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp5_aux_gfclk_mux@1878<3/ocp/l4@4a000000/cm_core@8000/clocks/mcasp6_ahclkx_mux@1904?E/ocp/l4@4a000000/cm_core@8000/clocks/mcasp6_aux_gfclk_mux@1904<Z/ocp/l4@4a000000/cm_core@8000/clocks/mcasp7_ahclkx_mux@1908?l/ocp/l4@4a000000/cm_core@8000/clocks/mcasp7_aux_gfclk_mux@1908</ocp/l4@4a000000/cm_core@8000/clocks/mcasp8_ahclkx_mux@1890?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp8_aux_gfclk_mux@18908/ocp/l4@4a000000/cm_core@8000/clocks/mmc1_fclk_mux@13288/ocp/l4@4a000000/cm_core@8000/clocks/mmc1_fclk_div@13288/ocp/l4@4a000000/cm_core@8000/clocks/mmc2_fclk_mux@13308/ocp/l4@4a000000/cm_core@8000/clocks/mmc2_fclk_div@13309/ocp/l4@4a000000/cm_core@8000/clocks/mmc3_gfclk_mux@18209/ocp/l4@4a000000/cm_core@8000/clocks/mmc3_gfclk_div@18209/ocp/l4@4a000000/cm_core@8000/clocks/mmc4_gfclk_mux@18289 /ocp/l4@4a000000/cm_core@8000/clocks/mmc4_gfclk_div@18289/ocp/l4@4a000000/cm_core@8000/clocks/qspi_gfclk_mux@18389+/ocp/l4@4a000000/cm_core@8000/clocks/qspi_gfclk_div@1838<:/ocp/l4@4a000000/cm_core@8000/clocks/timer10_gfclk_mux@1728<L/ocp/l4@4a000000/cm_core@8000/clocks/timer11_gfclk_mux@1730<^/ocp/l4@4a000000/cm_core@8000/clocks/timer13_gfclk_mux@17c8<p/ocp/l4@4a000000/cm_core@8000/clocks/timer14_gfclk_mux@17d0</ocp/l4@4a000000/cm_core@8000/clocks/timer15_gfclk_mux@17d8</ocp/l4@4a000000/cm_core@8000/clocks/timer16_gfclk_mux@1830;/ocp/l4@4a000000/cm_core@8000/clocks/timer2_gfclk_mux@1738;/ocp/l4@4a000000/cm_core@8000/clocks/timer3_gfclk_mux@1740;/ocp/l4@4a000000/cm_core@8000/clocks/timer4_gfclk_mux@1748;/ocp/l4@4a000000/cm_core@8000/clocks/timer9_gfclk_mux@1750:/ocp/l4@4a000000/cm_core@8000/clocks/uart1_gfclk_mux@1840:/ocp/l4@4a000000/cm_core@8000/clocks/uart2_gfclk_mux@1848: /ocp/l4@4a000000/cm_core@8000/clocks/uart3_gfclk_mux@1850:/ocp/l4@4a000000/cm_core@8000/clocks/uart4_gfclk_mux@1858:*/ocp/l4@4a000000/cm_core@8000/clocks/uart5_gfclk_mux@1870::/ocp/l4@4a000000/cm_core@8000/clocks/uart7_gfclk_mux@18d0:J/ocp/l4@4a000000/cm_core@8000/clocks/uart8_gfclk_mux@18e0:Z/ocp/l4@4a000000/cm_core@8000/clocks/uart9_gfclk_mux@18e88j/ocp/l4@4a000000/cm_core@8000/clocks/vip1_gclk_mux@10208x/ocp/l4@4a000000/cm_core@8000/clocks/vip2_gclk_mux@10288/ocp/l4@4a000000/cm_core@8000/clocks/vip3_gclk_mux@1030+/ocp/l4@4a000000/cm_core@8000/clockdomains9/ocp/l4@4a000000/cm_core@8000/clockdomains/coreaon_clkdm/ocp/l4@4ae00000/ocp/l4@4ae00000/counter@4000/ocp/l4@4ae00000/prm@6000!/ocp/l4@4ae00000/prm@6000/clocks0/ocp/l4@4ae00000/prm@6000/clocks/sys_clkin1@110:/ocp/l4@4ae00000/prm@6000/clocks/abe_dpll_sys_clk_mux@118=/ocp/l4@4ae00000/prm@6000/clocks/abe_dpll_bypass_clk_mux@1146/ocp/l4@4ae00000/prm@6000/clocks/abe_dpll_clk_mux@10c2"/ocp/l4@4ae00000/prm@6000/clocks/abe_24m_fclk@11c///ocp/l4@4ae00000/prm@6000/clocks/aess_fclk@17839/ocp/l4@4ae00000/prm@6000/clocks/abe_giclk_div@1744G/ocp/l4@4ae00000/prm@6000/clocks/abe_lp_clk_div@1d85V/ocp/l4@4ae00000/prm@6000/clocks/abe_sys_clk_div@1203f/ocp/l4@4ae00000/prm@6000/clocks/adc_gfclk_mux@1dc7t/ocp/l4@4ae00000/prm@6000/clocks/sys_clk1_dclk_div@1c87/ocp/l4@4ae00000/prm@6000/clocks/sys_clk2_dclk_div@1cc9/ocp/l4@4ae00000/prm@6000/clocks/per_abe_x1_dclk_div@1bc2/ocp/l4@4ae00000/prm@6000/clocks/dsp_gclk_div@18c./ocp/l4@4ae00000/prm@6000/clocks/gpu_dclk@1a07/ocp/l4@4ae00000/prm@6000/clocks/emif_phy_dclk_div@1908/ocp/l4@4ae00000/prm@6000/clocks/gmac_250m_dclk_div@19c//ocp/l4@4ae00000/prm@6000/clocks/gmac_main_clk:/ocp/l4@4ae00000/prm@6000/clocks/l3init_480m_dclk_div@1ac6 /ocp/l4@4ae00000/prm@6000/clocks/usb_otg_dclk_div@1843/ocp/l4@4ae00000/prm@6000/clocks/sata_dclk_div@1c04)/ocp/l4@4ae00000/prm@6000/clocks/pcie2_dclk_div@1b838/ocp/l4@4ae00000/prm@6000/clocks/pcie_dclk_div@1b42F/ocp/l4@4ae00000/prm@6000/clocks/emu_dclk_div@1949S/ocp/l4@4ae00000/prm@6000/clocks/secure_32k_dclk_div@1c48g/ocp/l4@4ae00000/prm@6000/clocks/clkoutmux0_clk_mux@1588z/ocp/l4@4ae00000/prm@6000/clocks/clkoutmux1_clk_mux@15c8/ocp/l4@4ae00000/prm@6000/clocks/clkoutmux2_clk_mux@1609/ocp/l4@4ae00000/prm@6000/clocks/custefuse_sys_gfclk_div-/ocp/l4@4ae00000/prm@6000/clocks/eve_clk@1807/ocp/l4@4ae00000/prm@6000/clocks/hdmi_dpll_clk_mux@164-/ocp/l4@4ae00000/prm@6000/clocks/mlb_clk@134./ocp/l4@4ae00000/prm@6000/clocks/mlbp_clk@130;/ocp/l4@4ae00000/prm@6000/clocks/per_abe_x1_gfclk2_div@1387/ocp/l4@4ae00000/prm@6000/clocks/timer_sys_clk_div@1449 /ocp/l4@4ae00000/prm@6000/clocks/video1_dpll_clk_mux@1689 /ocp/l4@4ae00000/prm@6000/clocks/video2_dpll_clk_mux@16c6 3/ocp/l4@4ae00000/prm@6000/clocks/wkupaon_iclk_mux@1082 D/ocp/l4@4ae00000/prm@6000/clocks/gpio1_dbclk@18388 P/ocp/l4@4ae00000/prm@6000/clocks/dcan1_sys_clk_mux@18887 b/ocp/l4@4ae00000/prm@6000/clocks/timer1_gfclk_mux@18407 s/ocp/l4@4ae00000/prm@6000/clocks/uart10_gfclk_mux@1880' /ocp/l4@4ae00000/prm@6000/clockdomains' /ocp/l4@4ae00000/prm@6000/ipu1_rst@510' /ocp/l4@4ae00000/prm@6000/ipu2_rst@910 /ocp/l4@4ae00000/scm_conf@c000 /ocp/axi@0/pcie@51000000. /ocp/axi@0/pcie@51000000/interrupt-controller /ocp/axi@0/pcie_ep@51000000. /ocp/axi@1/pcie@51800000/interrupt-controller /ocp/ocmcram@40300000 /ocp/ocmcram@40400000 /ocp/ocmcram@40500000 /ocp/bandgap@4a0021e0 /ocp/dsp_system@40d00000!/ocp/padconf@4844a000.!/ocp/padconf@4844a000/mmc1_iodelay_ddr50_conf5!1/ocp/padconf@4844a000/mmc1_iodelay_sdr104_rev10_conf5!P/ocp/padconf@4844a000/mmc1_iodelay_sdr104_rev20_conf,!o/ocp/padconf@4844a000/mmc2_iodelay_ddr_conf4!/ocp/padconf@4844a000/mmc2_iodelay_hs200_rev10_conf4!/ocp/padconf@4844a000/mmc2_iodelay_hs200_rev20_conf!/ocp/dma-controller@4a056000!/ocp/edma@43300000!/ocp/tptc@43400000!/ocp/tptc@43500000!/ocp/gpio@4ae10000!/ocp/gpio@48055000!/ocp/gpio@48057000!/ocp/gpio@48059000!/ocp/gpio@4805b000!/ocp/gpio@4805d000"/ocp/gpio@48051000" /ocp/gpio@48053000"/ocp/serial@4806a000"/ocp/serial@4806c000"/ocp/serial@48020000"#/ocp/serial@4806e000")/ocp/serial@48066000"//ocp/serial@48068000"5/ocp/serial@48420000";/ocp/serial@48422000"A/ocp/serial@48424000"G/ocp/serial@4ae2b000"N/ocp/mailbox@4a0f4000"W/ocp/mailbox@4883a000"`/ocp/mailbox@4883c000"i/ocp/mailbox@4883e000"r/ocp/mailbox@48840000&"{/ocp/mailbox@48840000/mbox_ipu1_ipc3x&"/ocp/mailbox@48840000/mbox_dsp1_ipc3x"/ocp/mailbox@48842000&"/ocp/mailbox@48842000/mbox_ipu2_ipc3x"/ocp/mailbox@48844000"/ocp/mailbox@48846000"/ocp/mailbox@4885e000"/ocp/mailbox@48860000"/ocp/mailbox@48862000"/ocp/mailbox@48864000"/ocp/mailbox@48802000"/ocp/timer@4ae18000"/ocp/timer@48032000#/ocp/timer@48034000# /ocp/timer@48036000#/ocp/timer@48820000#/ocp/timer@48822000#!/ocp/timer@48824000#(/ocp/timer@48826000#//ocp/timer@4803e000#6/ocp/timer@48086000#>/ocp/timer@48088000#F/ocp/timer@4ae20000#N/ocp/timer@48828000#V/ocp/timer@4882a000#^/ocp/timer@4882c000#f/ocp/timer@4882e000#n/ocp/wdt@4ae14000#s/ocp/spinlock@4a0f6000i/ocp/i2c@48070000#~/ocp/i2c@48070000/tps659038@58@#/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps12?#/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps3@#/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps45?#/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps6?#/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps7?#/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps8?#/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps9>#/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo1>#/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo2>#/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo3>#/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo4>#/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo9?#/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldoln@$/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldousb@$/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldortc@$/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/regen1@$$/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/regen2-$+/ocp/i2c@48070000/tps659038@58/tps659038_rtc4$9/ocp/i2c@48070000/tps659038@58/tps659038_pwr_button.$N/ocp/i2c@48070000/tps659038@58/tps659038_gpio-$]/ocp/i2c@48070000/tps659038@58/tps659038_usb$i/ocp/i2c@48070000/tpic2810@60$r/ocp/i2c@48070000/cdce913@65n/ocp/i2c@48072000s/ocp/i2c@48060000x/ocp/i2c@4807a000$z/ocp/i2c@4807c000$/ocp/mmc@4809c000$/ocp/mmc@480b4000$/ocp/mmc@480ad000$/ocp/mmc@480d1000$/ocp/mmu@40d01000$/ocp/mmu@40d02000$/ocp/mmu@58882000$/ocp/mmu@55082000$/ocp/regulator-abb-mpu$/ocp/regulator-abb-ivahd$/ocp/regulator-abb-dspeve$/ocp/regulator-abb-gpu$/ocp/spi@48098000$/ocp/spi@4809a000$/ocp/spi@480b8000$/ocp/spi@480b8000/sn65hvs882@0$/ocp/spi@480ba000%/ocp/qspi@4b300000#% /ocp/ocp2scp@4a090000/phy@4A096000'%/ocp/ocp2scp@4a090000/pciephy@4a094000'%/ocp/ocp2scp@4a090000/pciephy@4a095000%'/ocp/sata@4a141100$5/ocp/rtc@48838000#%,/ocp/ocp2scp@4a080000/phy@4a084000#%6/ocp/ocp2scp@4a080000/phy@4a085000#%@/ocp/ocp2scp@4a080000/phy@4a084400%J/ocp/omap_dwc3_1@48880000'/ocp/omap_dwc3_1@48880000/usb@48890000%V/ocp/omap_dwc3_2@488c0000'$d/ocp/omap_dwc3_2@488c0000/usb@488d0000%b/ocp/omap_dwc3_3@48900000'%n/ocp/omap_dwc3_3@48900000/usb@48910000%s/ocp/elm@48078000%w/ocp/gpmc@50000000%|/ocp/atl@4843c000%/ocp/mcasp@48460000%/ocp/mcasp@48464000%/ocp/mcasp@48468000%/ocp/mcasp@4846c000%/ocp/mcasp@48470000%/ocp/mcasp@48474000%/ocp/mcasp@48478000%/ocp/mcasp@4847c000%/ocp/crossbar@4a002a48 w/ocp/ethernet@48484000%%/ocp/ethernet@48484000/mdio@484850004%/ocp/ethernet@48484000/mdio@48485000/ethernet-phy@04%/ocp/ethernet@48484000/mdio@48485000/ethernet-phy@1&%/ocp/ethernet@48484000/slave@48480200&%/ocp/ethernet@48484000/slave@48480300-%/ocp/ethernet@48484000/cpsw-phy-sel@4a002554&/ocp/can@481cc000&/ocp/can@481d0000& /ocp/dss@58000000#&/ocp/dss@58000000/encoder@58060000&/ocp/epwmss@4843e000"&/ocp/epwmss@4843e000/pwm@4843e200#&%/ocp/epwmss@4843e000/ecap@4843e100&+/ocp/epwmss@48440000"&3/ocp/epwmss@48440000/pwm@48440200#&;/ocp/epwmss@48440000/ecap@48440100&A/ocp/epwmss@48442000"&I/ocp/epwmss@48442000/pwm@48442200#&Q/ocp/epwmss@48442000/ecap@48442100&W/ocp/aes@4b500000&\/ocp/aes@4b700000&a/ocp/des@480a5000&e/ocp/sham@53100000&j/ocp/rng@48090000$/ocp/ipu@58820000$/ocp/ipu@55020000&n/thermal-zones&|/thermal-zones/cpu_thermal!&/thermal-zones/cpu_thermal/trips+&/thermal-zones/cpu_thermal/trips/cpu_alert*&/thermal-zones/cpu_thermal/trips/cpu_crit(&/thermal-zones/cpu_thermal/cooling-maps&/thermal-zones/gpu_thermal*&/thermal-zones/gpu_thermal/trips/gpu_crit&/thermal-zones/core_thermal,&/thermal-zones/core_thermal/trips/core_crit&/thermal-zones/dspeve_thermal0&/thermal-zones/dspeve_thermal/trips/dspeve_crit&/thermal-zones/iva_thermal*' /thermal-zones/iva_thermal/trips/iva_crit'/fixedregulator-vmain'/fixedregulator-v3_3d'/fixedregulator-vtt ')/fs_loader@0&'4/reserved-memory/ipu2-memory@95800000&'G/reserved-memory/ipu1-memory@9d000000%'Z/reserved-memory/ipu1-pgtbl@95700000%'e/reserved-memory/ipu2-pgtbl@95740000 'p/xtal25mhz #address-cells#size-cellscompatibleinterrupt-parentmodelstdout-pathtick-timerfirmware-loaderi2c0i2c1i2c2i2c3i2c4serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9ethernet0ethernet1d_can0d_can1spi0remoteproc0remoteproc1rtc0rtc1usb0usb1interruptsinterrupt-controller#interrupt-cellsregphandledevice_typeoperating-points-v2clocksclock-namesclock-latencycooling-min-levelcooling-max-level#cooling-cellssysconopp-hzopp-microvoltopp-supported-hwopp-suspendti,hwmodsrangesinterrupts-extendedu-boot,dm-splregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shift#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pins#syscon-cells#dma-cellsdma-requeststi,dma-safe-mapdma-mastersclock-frequencyclock-multclock-divti,max-divti,autoidle-shiftti,index-starts-at-oneti,invert-autoidle-bitti,index-power-of-twoassigned-clocksassigned-clock-ratesassigned-clock-parentsti,dividersti,set-rate-parentti,nresets#reset-cellsreg-namesbus-rangenum-laneslinux,pci-domainphysphy-namesinterrupt-map-maskinterrupt-mapstatusgpiosnum-ib-windowsnum-ob-windowsti,syscon-unaligned-access#thermal-sensor-cellspinctrl-pin-arraydma-channelsinterrupt-namesti,tptcsgpio-controller#gpio-cellsdmasdma-namesreg-shift#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-secure#hwlock-cellsti,system-power-controllerti,palmas-override-powerholdsmps12-in-supplysmps3-in-supplysmps45-in-supplysmps6-in-supplysmps7-in-supplysmps8-in-supplysmps9-in-supplyldo1-in-supplyldo2-in-supplyldo3-in-supplyldo4-in-supplyldo9-in-supplyldoln-in-supplyldousb-in-supplyldortc-in-supplyregulator-always-onregulator-boot-onwakeup-sourceti,palmas-long-press-secondsti,enable-vbus-detectionti,enable-id-detectionid-gpiovbus-gpioxtal-load-pfti,dual-voltti,needs-special-resetpbias-supplymax-frequencysd-uhs-sdr104sd-uhs-sdr50sd-uhs-ddr50sd-uhs-sdr25sd-uhs-sdr12vmmc-supplyvqmmc-supplybus-widthcd-gpiosno-1-8-vpinctrl-namespinctrl-0pinctrl-1mmc-ddr-1_8vti,non-removablepinctrl-2#iommu-cellsti,syscon-mmuconfigti,iommu-bus-err-backti,settling-timeti,clock-cyclesti,tranxdone-status-maskti,ldovbb-override-maskti,ldovbb-vset-maskti,abb_infoti,spi-num-csti,pindir-d0-out-d1-inspi-max-frequencyspi-cpolsyscon-chipselectsspi-tx-bus-widthspi-rx-bus-widthlabelsyscon-phy-powersyscon-pllreset#phy-cellssyscon-pcsports-implementedext-clk-srcphy-supplyutmi-modemaximum-speeddr_modesnps,dis_u3_susphy_quirksnps,dis_u2_susphy_quirkextcongpmc,num-csgpmc,num-waitpinsti,provided-clocksti,max-irqsti,max-crossbar-sourcesti,reg-sizeti,irqs-reservedti,irqs-skipti,irqs-safe-mapcpdma_channelsale_entriesbd_ram_sizemac_controlslavesactive_slavecpts_clock_multcpts_clock_shiftti,no-idledual_emacbus_freqmac-addressphy-handlephy-modedual_emac_res_vlansyscon-raminitsyscon-pll-ctrlsyscon-pol#pwm-cellsiommusti,rproc-standby-infotimerswatchdog-timersmemory-regionpg-tblpolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-devicevin-supplydefault-statelinux,default-triggeru-boot,dm-pre-relocphandlepartreusableno-mapgicwakeupgencpu0cpu0_opp_tablel4_cfgscmscm_confpbias_regulatorpbias_mmc_regscm_conf_clocksdss_deshdcp_clkehrpwm0_tbclkehrpwm1_tbclkehrpwm2_tbclksys_32k_ckdra7_pmx_coredcan1_pins_defaultdcan1_pins_sleepmmc1_pins_default_no_clk_pummc1_pins_defaultmmc1_pins_sdr12mmc1_pins_hsmmc1_pins_sdr25mmc1_pins_sdr50mmc1_pins_ddr50_rev10mmc1_pins_ddr50_rev20mmc1_pins_sdr104mmc2_pins_defaultmmc2_pins_hsmmc2_pins_ddr_rev10mmc2_pins_ddr_rev20mmc2_pins_hs200scm_conf1scm_conf_pciesdma_xbaredma_xbarcm_core_aoncm_core_aon_clocksatl_clkin0_ckatl_clkin1_ckatl_clkin2_ckatl_clkin3_ckhdmi_clkin_ckmlb_clkin_ckmlbp_clkin_ckpciesref_acs_clk_ckref_clkin0_ckref_clkin1_ckref_clkin2_ckref_clkin3_ckrmii_clk_cksdvenc_clkin_cksecure_32k_clk_src_cksys_clk32_crystal_cksys_clk32_pseudo_ckvirt_12000000_ckvirt_13000000_ckvirt_16800000_ckvirt_19200000_ckvirt_20000000_ckvirt_26000000_ckvirt_27000000_ckvirt_38400000_cksys_clkin2usb_otg_clkin_ckvideo1_clkin_ckvideo1_m2_clkin_ckvideo2_clkin_ckvideo2_m2_clkin_ckdpll_abe_ckdpll_abe_x2_ckdpll_abe_m2x2_ckabe_clkdpll_abe_m2_ckdpll_abe_m3x2_ckdpll_core_byp_muxdpll_core_ckdpll_core_x2_ckdpll_core_h12x2_ckmpu_dpll_hs_clk_divdpll_mpu_ckdpll_mpu_m2_ckmpu_dclk_divdsp_dpll_hs_clk_divdpll_dsp_byp_muxdpll_dsp_ckdpll_dsp_m2_ckiva_dpll_hs_clk_divdpll_iva_byp_muxdpll_iva_ckdpll_iva_m2_ckiva_dclkdpll_gpu_byp_muxdpll_gpu_ckdpll_gpu_m2_ckdpll_core_m2_ckcore_dpll_out_dclk_divdpll_ddr_byp_muxdpll_ddr_ckdpll_ddr_m2_ckdpll_gmac_byp_muxdpll_gmac_ckdpll_gmac_m2_ckvideo2_dclk_divvideo1_dclk_divhdmi_dclk_divper_dpll_hs_clk_divusb_dpll_hs_clk_diveve_dpll_hs_clk_divdpll_eve_byp_muxdpll_eve_ckdpll_eve_m2_ckeve_dclk_divdpll_core_h13x2_ckdpll_core_h14x2_ckdpll_core_h22x2_ckdpll_core_h23x2_ckdpll_core_h24x2_ckdpll_ddr_x2_ckdpll_ddr_h11x2_ckdpll_dsp_x2_ckdpll_dsp_m3x2_ckdpll_gmac_x2_ckdpll_gmac_h11x2_ckdpll_gmac_h12x2_ckdpll_gmac_h13x2_ckdpll_gmac_m3x2_ckgmii_m_clk_divhdmi_clk2_divhdmi_div_clkl3_iclk_divl4_root_clk_divvideo1_clk2_divvideo1_div_clkvideo2_clk2_divvideo2_div_clkipu1_gfclk_muxmcasp1_ahclkr_muxmcasp1_ahclkx_muxmcasp1_aux_gfclk_muxtimer5_gfclk_muxtimer6_gfclk_muxtimer7_gfclk_muxtimer8_gfclk_muxuart6_gfclk_muxdummy_ckcm_core_aon_clockdomainscm_corecm_core_clocksdpll_pcie_ref_ckdpll_pcie_ref_m2ldo_ckapll_pcie_in_clk_muxapll_pcie_ckoptfclk_pciephy1_32khzoptfclk_pciephy2_32khzoptfclk_pciephy_divoptfclk_pciephy1_clkoptfclk_pciephy2_clkoptfclk_pciephy1_div_clkoptfclk_pciephy2_div_clkapll_pcie_clkvcoldoapll_pcie_clkvcoldo_divapll_pcie_m2_ckdpll_per_byp_muxdpll_per_ckdpll_per_m2_ckfunc_96m_aon_dclk_divdpll_usb_byp_muxdpll_usb_ckdpll_usb_m2_ckdpll_pcie_ref_m2_ckdpll_per_x2_ckdpll_per_h11x2_ckdpll_per_h12x2_ckdpll_per_h13x2_ckdpll_per_h14x2_ckdpll_per_m2x2_ckdpll_usb_clkdcoldofunc_128m_clkfunc_12m_fclkfunc_24m_clkfunc_48m_fclkfunc_96m_fclkl3init_60m_fclkclkout2_clkl3init_960m_gfclkdss_32khz_clkdss_48mhz_clkdss_dss_clkdss_hdmi_clkdss_video1_clkdss_video2_clkgpio2_dbclkgpio3_dbclkgpio4_dbclkgpio5_dbclkgpio6_dbclkgpio7_dbclkgpio8_dbclkmmc1_clk32kmmc2_clk32kmmc3_clk32kmmc4_clk32ksata_ref_clkusb_otg_ss1_refclk960musb_otg_ss2_refclk960musb_phy1_always_on_clk32kusb_phy2_always_on_clk32kusb_phy3_always_on_clk32katl_dpll_clk_muxatl_gfclk_muxrmii_50mhz_clk_muxgmac_rft_clk_muxgpu_core_gclk_muxgpu_hyd_gclk_muxl3instr_ts_gclk_divmcasp2_ahclkr_muxmcasp2_ahclkx_muxmcasp2_aux_gfclk_muxmcasp3_ahclkx_muxmcasp3_aux_gfclk_muxmcasp4_ahclkx_muxmcasp4_aux_gfclk_muxmcasp5_ahclkx_muxmcasp5_aux_gfclk_muxmcasp6_ahclkx_muxmcasp6_aux_gfclk_muxmcasp7_ahclkx_muxmcasp7_aux_gfclk_muxmcasp8_ahclkx_muxmcasp8_aux_gfclk_muxmmc1_fclk_muxmmc1_fclk_divmmc2_fclk_muxmmc2_fclk_divmmc3_gfclk_muxmmc3_gfclk_divmmc4_gfclk_muxmmc4_gfclk_divqspi_gfclk_muxqspi_gfclk_divtimer10_gfclk_muxtimer11_gfclk_muxtimer13_gfclk_muxtimer14_gfclk_muxtimer15_gfclk_muxtimer16_gfclk_muxtimer2_gfclk_muxtimer3_gfclk_muxtimer4_gfclk_muxtimer9_gfclk_muxuart1_gfclk_muxuart2_gfclk_muxuart3_gfclk_muxuart4_gfclk_muxuart5_gfclk_muxuart7_gfclk_muxuart8_gfclk_muxuart9_gfclk_muxvip1_gclk_muxvip2_gclk_muxvip3_gclk_muxcm_core_clockdomainscoreaon_clkdml4_wkupcounter32kprmprm_clockssys_clkin1abe_dpll_sys_clk_muxabe_dpll_bypass_clk_muxabe_dpll_clk_muxabe_24m_fclkaess_fclkabe_giclk_divabe_lp_clk_divabe_sys_clk_divadc_gfclk_muxsys_clk1_dclk_divsys_clk2_dclk_divper_abe_x1_dclk_divdsp_gclk_divgpu_dclkemif_phy_dclk_divgmac_250m_dclk_divgmac_main_clkl3init_480m_dclk_divusb_otg_dclk_divsata_dclk_divpcie2_dclk_divpcie_dclk_divemu_dclk_divsecure_32k_dclk_divclkoutmux0_clk_muxclkoutmux1_clk_muxclkoutmux2_clk_muxcustefuse_sys_gfclk_diveve_clkhdmi_dpll_clk_muxmlb_clkmlbp_clkper_abe_x1_gfclk2_divtimer_sys_clk_divvideo1_dpll_clk_muxvideo2_dpll_clk_muxwkupaon_iclk_muxgpio1_dbclkdcan1_sys_clk_muxtimer1_gfclk_muxuart10_gfclk_muxprm_clockdomainsipu1_rstipu2_rstscm_wkuppcie1_rcpcie1_intcpcie1_eppcie2_intcocmcram1ocmcram2ocmcram3bandgapdsp1_systemdra7_iodelay_coremmc1_iodelay_ddr50_confmmc1_iodelay_sdr104_rev10_confmmc1_iodelay_sdr104_rev20_confmmc2_iodelay_ddr_confmmc2_iodelay_hs200_rev10_confmmc2_iodelay_hs200_rev20_confsdmaedmaedma_tptc0edma_tptc1gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8uart1uart2uart3uart4uart5uart6uart7uart8uart9uart10mailbox1mailbox2mailbox3mailbox4mailbox5mbox_ipu1_ipc3xmbox_dsp1_ipc3xmailbox6mbox_ipu2_ipc3xmailbox7mailbox8mailbox9mailbox10mailbox11mailbox12mailbox13timer1timer2timer3timer4timer5timer6timer7timer8timer9timer10timer11timer12timer13timer14timer15timer16wdt2hwspinlocktps659038smps12_regsmps3_regsmps45_regsmps6_regsmps7_regsmps8_regsmps9_regldo1_regldo2_regldo3_regldo4_regldo9_regldoln_regldousb_regldortc_regregen1regen2tps659038_rtctps659038_pwr_buttontps659038_gpioextcon_usb2tpic2810cdce913i2c5mmc1mmc2mmc3mmc4mmu0_dsp1mmu1_dsp1mmu_ipu1mmu_ipu2abb_mpuabb_ivahdabb_dspeveabb_gpumcspi1mcspi2mcspi3sn65hvs882mcspi4qspisata_phypcie1_phypcie2_physatausb2_phy1usb2_phy2usb3_phy1omap_dwc3_1omap_dwc3_2omap_dwc3_3usb3elmgpmcatlmcasp1mcasp2mcasp3mcasp4mcasp5mcasp6mcasp7mcasp8crossbar_mpudavinci_mdioethphy0ethphy1cpsw_emac0cpsw_emac1phy_seldcan1dcan2dsshdmiepwmss0ehrpwm0ecap0epwmss1ehrpwm1ecap1epwmss2ehrpwm2ecap2aes1aes2desshamrngthermal_zonescpu_thermalcpu_tripscpu_alert0cpu_critcpu_cooling_mapsgpu_thermalgpu_critcore_thermalcore_critdspeve_thermaldspeve_critiva_thermaliva_critvmainv3_3dvtt_fixedfs_loader0ipu2_memory_regionipu1_memory_regionipu1_pgtblipu2_pgtblxtal25mhz 8Ր('sX ti,am5728-idkti,dra762ti,dra7&7TI AM5748 IDKchosen=/ocp/serial@48020000I/ocp/timer@48032000 T/fs_loader@0aliasesd/ocp/i2c@48070000i/ocp/i2c@48072000n/ocp/i2c@48060000s/ocp/i2c@4807a000x/ocp/i2c@4807c000}/ocp/serial@4806a000/ocp/serial@4806c000/ocp/serial@48020000/ocp/serial@4806e000/ocp/serial@48066000/ocp/serial@48068000/ocp/serial@48420000/ocp/serial@48422000/ocp/serial@48424000/ocp/serial@4ae2b000&/ocp/ethernet@48484000/slave@48480200&/ocp/ethernet@48484000/slave@48480300/ocp/can@481cc000/ocp/can@481d0000/ocp/qspi@4b300000/ocp/ipu@58820000/ocp/ipu@55020000- /ocp/i2c@48070000/tps659038@58/tps659038_rtc/ocp/rtc@48838000'/ocp/omap_dwc3_1@48880000/usb@48890000'/ocp/omap_dwc3_2@488c0000/usb@488d0000timerarm,armv7-timer0    &interrupt-controller@48211000arm,cortex-a15-gic+@@QH!H! H!@ H!`    &Uinterrupt-controller@48281000&ti,omap5-wugen-mputi,omap4-wugen-mpu+@QH(&Ucpuscpu@0]cpuarm,cortex-a15Qi}cpuUcpu@1]cpuarm,cortex-a15Qiopp-tableoperating-points-v2-ti-cpuUopp_nom-1000000000; , P0 opp_od-1176000000FV @ @socti,omap-inframpu ti,omap5-mpumpuocpti,dra7-l3-nocsimple-busl3_main_1l3_main_2 QDE & :l4@4a000000ti,dra7-l4-cfgsimple-bus J":U scm@2000ti,dra7-scm-coresimple-busQ   :U scm_conf@0sysconsimple-busQ :Upbias_regulator@e00ti,pbias-dra7ti,pbias-omapQU pbias_mmc_omap5Hpbias_mmc_omap5Ww@o2ZUclocksU dss_deshdcp_clk@558ti,gate-clock}QXU ehrpwm0_tbclk@558ti,gate-clock} QXUehrpwm1_tbclk@558ti,gate-clock} QXUehrpwm2_tbclk@558ti,gate-clock} QXUsys_32k_ck ti,mux-clock} QUOpinmux@1400ti,dra7-padconfpinctrl-singleQh@+ ?Ummc1_pins_default_no_clk_pu0TX\`dhUmmc1_pins_default0TX\`dhUmmc1_pins_hs0TX\`dhUmmc1_pins_sdr500TX\`dhUmmc1_pins_ddr500TX\`dhUmmc2_pins_defaultPUmmc2_pins_hs200PUmmc3_pins_default0|Ummc4_pins_hs0Udcan1_pins_defaultUdcan1_pins_sleepUscm_conf@1c04sysconQ Uscm_conf@1c24sysconQ$$Udma-router@b78ti,dra7-dma-crossbarQ x %5 Udma-router@c78ti,dra7-dma-crossbarQ x| %5 Ucm_core_aon@5000ti,dra7-cm-core-aonQP UclocksUatl_clkin0_ckti,dra7-atl-clock}UBatl_clkin1_ckti,dra7-atl-clock}UAatl_clkin2_ckti,dra7-atl-clock}U@atl_clkin3_ckti,dra7-atl-clock}U?hdmi_clkin_ck fixed-clockAU.mlb_clkin_ck fixed-clockAUmlbp_clkin_ck fixed-clockAUpciesref_acs_clk_ck fixed-clockAUYref_clkin0_ck fixed-clockAUDref_clkin1_ck fixed-clockAUEref_clkin2_ck fixed-clockAUFref_clkin3_ck fixed-clockAUGrmii_clk_ck fixed-clockAUpsdvenc_clkin_ck fixed-clockAUsecure_32k_clk_src_ck fixed-clockAUsys_clk32_crystal_ck fixed-clockAU sys_clk32_pseudo_ckfixed-factor-clock}Q\bU virt_12000000_ck fixed-clockAU~virt_13000000_ck fixed-clockA]@Uvirt_16800000_ck fixed-clockAYUvirt_19200000_ck fixed-clockA$Uvirt_20000000_ck fixed-clockA1-Uvirt_26000000_ck fixed-clockAUvirt_27000000_ck fixed-clockAUvirt_38400000_ck fixed-clockAIUsys_clkin2 fixed-clockAXUCusb_otg_clkin_ck fixed-clockAUvideo1_clkin_ck fixed-clockAU8video1_m2_clkin_ck fixed-clockAU-video2_clkin_ck fixed-clockAU9video2_m2_clkin_ck fixed-clockAU,dpll_abe_ck@1e0ti,omap4-dpll-m4xen-clock}QUdpll_abe_x2_ckti,omap4-dpll-x2-clock}Udpll_abe_m2x2_ck@1f0ti,divider-clock}fqQUabe_clk@108ti,divider-clock}fQUdpll_abe_m2_ck@1f0ti,divider-clock}fqQUndpll_abe_m3x2_ck@1f4ti,divider-clock}fqQUdpll_core_byp_mux@12c ti,mux-clock}Q,Udpll_core_ck@120ti,omap4-dpll-core-clock}Q $,(Udpll_core_x2_ckti,omap4-dpll-x2-clock}Udpll_core_h12x2_ck@13cti,divider-clock}f?qQ<Umpu_dpll_hs_clk_divfixed-factor-clock}Q\Udpll_mpu_ck@160ti,omap5-mpu-dpll-clock}Q`dlhUdpll_mpu_m2_ck@170ti,divider-clock}fqQpUmpu_dclk_divfixed-factor-clock}Q\Udsp_dpll_hs_clk_divfixed-factor-clock}Q\Udpll_dsp_byp_mux@240 ti,mux-clock}Q@Udpll_dsp_ck@234ti,omap4-dpll-clock}Q48@<#FUdpll_dsp_m2_ck@244ti,divider-clock}fqQD#FUiva_dpll_hs_clk_divfixed-factor-clock}Q\U dpll_iva_byp_mux@1ac ti,mux-clock} QU!dpll_iva_ck@1a0ti,omap4-dpll-clock}!Q"Ep}@U"dpll_iva_m2_ck@1b0ti,divider-clock}"fqQ#%U#iva_dclkfixed-factor-clock}#Q\Udpll_gpu_byp_mux@2e4 ti,mux-clock}QU$dpll_gpu_ck@2d8ti,omap4-dpll-clock}$Q%Ly@U%dpll_gpu_m2_ck@2e8ti,divider-clock}%fqQ&_(kU&dpll_core_m2_ck@130ti,divider-clock}fqQ0U'core_dpll_out_dclk_divfixed-factor-clock}'Q\Udpll_ddr_byp_mux@21c ti,mux-clock}QU(dpll_ddr_ck@210ti,omap4-dpll-clock}(QU)dpll_ddr_m2_ck@220ti,divider-clock})fqQ Udpll_gmac_byp_mux@2b4 ti,mux-clock}QU*dpll_gmac_ck@2a8ti,omap4-dpll-clock}*QU+dpll_gmac_m2_ck@2b8ti,divider-clock}+fqQUvideo2_dclk_divfixed-factor-clock},Q\Uvideo1_dclk_divfixed-factor-clock}-Q\Uhdmi_dclk_divfixed-factor-clock}.Q\Uper_dpll_hs_clk_divfixed-factor-clock}Q\U]usb_dpll_hs_clk_divfixed-factor-clock}Q\Uaeve_dpll_hs_clk_divfixed-factor-clock}Q\U/dpll_eve_byp_mux@290 ti,mux-clock}/QU0dpll_eve_ck@284ti,omap4-dpll-clock}0QU1dpll_eve_m2_ck@294ti,divider-clock}1fqQU2eve_dclk_divfixed-factor-clock}2Q\Udpll_core_h13x2_ck@140ti,divider-clock}f?qQ@Udpll_core_h14x2_ck@144ti,divider-clock}f?qQDUqdpll_core_h22x2_ck@154ti,divider-clock}f?qQTU:dpll_core_h23x2_ck@158ti,divider-clock}f?qQXU}dpll_core_h24x2_ck@15cti,divider-clock}f?qQ\Udpll_ddr_x2_ckti,omap4-dpll-x2-clock})U3dpll_ddr_h11x2_ck@228ti,divider-clock}3f?qQ(Udpll_dsp_x2_ckti,omap4-dpll-x2-clock}U4dpll_dsp_m3x2_ck@248ti,divider-clock}4fqQH5ׄU5dpll_gmac_x2_ckti,omap4-dpll-x2-clock}+U6dpll_gmac_h11x2_ck@2c0ti,divider-clock}6f?qQU7dpll_gmac_h12x2_ck@2c4ti,divider-clock}6f?qQUdpll_gmac_h13x2_ck@2c8ti,divider-clock}6f?qQUdpll_gmac_m3x2_ck@2bcti,divider-clock}6fqQUgmii_m_clk_divfixed-factor-clock}7Q\Uhdmi_clk2_divfixed-factor-clock}.Q\UMhdmi_div_clkfixed-factor-clock}.Q\USl3_iclk_div@100ti,divider-clockfQ}Ul4_root_clk_divfixed-factor-clock}Q\U video1_clk2_divfixed-factor-clock}8Q\UKvideo1_div_clkfixed-factor-clock}8Q\UQvideo2_clk2_divfixed-factor-clock}9Q\ULvideo2_div_clkfixed-factor-clock}9Q\URipu1_gfclk_mux@520 ti,mux-clock}:Q ;:U;mcasp1_ahclkr_mux@550 ti,mux-clock8}<=>?@ABCDEFGHIQPUmcasp1_ahclkx_mux@550 ti,mux-clock8}<=>?@ABCDEFGHIQPUmcasp1_aux_gfclk_mux@550 ti,mux-clock}JKLMQPUtimer5_gfclk_mux@558 ti,mux-clock0}NOCDEFGPQRSTQXUtimer6_gfclk_mux@560 ti,mux-clock0}NOCDEFGPQRSTQ`U timer7_gfclk_mux@568 ti,mux-clock0}NOCDEFGPQRSTQhU!timer8_gfclk_mux@570 ti,mux-clock0}NOCDEFGPQRSTQpU"uart6_gfclk_mux@580 ti,mux-clock}UVQU#dummy_ck fixed-clockAU$clockdomainsU%cm_core@8000ti,dra7-cm-coreQ0U&clocksU'dpll_pcie_ref_ck@200ti,omap4-dpll-clock}Q UWdpll_pcie_ref_m2ldo_ck@210ti,divider-clock}WfqQUXapll_pcie_in_clk_mux@4ae06118 ti,mux-clock}XYQUZapll_pcie_ck@21cti,dra7-apll-clock}ZWQ U[optfclk_pciephy1_32khz@4a0093b0ti,gate-clock}OQUoptfclk_pciephy2_32khz@4a0093b8ti,gate-clock}OQUoptfclk_pciephy_div@4a00821cti,divider-clock}[QfU\optfclk_pciephy1_clk@4a0093b0ti,gate-clock}[Q Uoptfclk_pciephy2_clk@4a0093b8ti,gate-clock}[Q Uoptfclk_pciephy1_div_clk@4a0093b0ti,gate-clock}\Q Uoptfclk_pciephy2_div_clk@4a0093b8ti,gate-clock}\Q Uapll_pcie_clkvcoldofixed-factor-clock}[Q\U(apll_pcie_clkvcoldo_divfixed-factor-clock}[Q\U)apll_pcie_m2_ckfixed-factor-clock}[Q\Udpll_per_byp_mux@14c ti,mux-clock}]QLU^dpll_per_ck@140ti,omap4-dpll-clock}^Q@DLHU_dpll_per_m2_ck@150ti,divider-clock}_fqQPU`func_96m_aon_dclk_divfixed-factor-clock}`Q\Udpll_usb_byp_mux@18c ti,mux-clock}aQUbdpll_usb_ck@180ti,omap4-dpll-j-type-clock}bQUcdpll_usb_m2_ck@190ti,divider-clock}cfqQUfdpll_pcie_ref_m2_ck@210ti,divider-clock}WfqQUdpll_per_x2_ckti,omap4-dpll-x2-clock}_Uddpll_per_h11x2_ck@158ti,divider-clock}df?qQXUedpll_per_h12x2_ck@15cti,divider-clock}df?qQ\Uidpll_per_h13x2_ck@160ti,divider-clock}df?qQ`U{dpll_per_h14x2_ck@164ti,divider-clock}df?qQdUrdpll_per_m2x2_ck@150ti,divider-clock}dfqQPUVdpll_usb_clkdcoldofixed-factor-clock}cQ\Uhfunc_128m_clkfixed-factor-clock}eQ\Uvfunc_12m_fclkfixed-factor-clock}VQ\U*func_24m_clkfixed-factor-clock}`Q\U>func_48m_fclkfixed-factor-clock}VQ\UUfunc_96m_fclkfixed-factor-clock}VQ\U+l3init_60m_fclk@104ti,divider-clock}fQU,clkout2_clk@6b0ti,gate-clock}gQU-l3init_960m_gfclk@6c0ti,gate-clock}hQUmdss_32khz_clk@1120ti,gate-clock}O Q U.dss_48mhz_clk@1120ti,gate-clock}U Q Udss_dss_clk@1120ti,gate-clock}iQ Udss_hdmi_clk@1120ti,gate-clock}j Q Udss_video1_clk@1120ti,gate-clock}k Q Udss_video2_clk@1120ti,gate-clock}l Q Ugpio2_dbclk@1760ti,gate-clock}OQ`U/gpio3_dbclk@1768ti,gate-clock}OQhU0gpio4_dbclk@1770ti,gate-clock}OQpU1gpio5_dbclk@1778ti,gate-clock}OQxU2gpio6_dbclk@1780ti,gate-clock}OQU3gpio7_dbclk@1810ti,gate-clock}OQU4gpio8_dbclk@1818ti,gate-clock}OQU5mmc1_clk32k@1328ti,gate-clock}OQ(U6mmc2_clk32k@1330ti,gate-clock}OQ0U7mmc3_clk32k@1820ti,gate-clock}OQ U8mmc4_clk32k@1828ti,gate-clock}OQ(U9sata_ref_clk@1388ti,gate-clock}QUusb_otg_ss1_refclk960m@13f0ti,gate-clock}mQUusb_otg_ss2_refclk960m@1340ti,gate-clock}mQ@Uusb_phy1_always_on_clk32k@640ti,gate-clock}OQ@Uusb_phy2_always_on_clk32k@688ti,gate-clock}OQUusb_phy3_always_on_clk32k@698ti,gate-clock}OQUatl_dpll_clk_mux@c00 ti,mux-clock}O89.Q Uoatl_gfclk_mux@c00 ti,mux-clock }noQ Urmii_50mhz_clk_mux@13d0 ti,mux-clock}7pQU:gmac_rft_clk_mux@13d0 ti,mux-clock}89n.QUgpu_core_gclk_mux@1220 ti,mux-clock }qr&Q s&Usgpu_hyd_gclk_mux@1220 ti,mux-clock }qr&Q t&Utl3instr_ts_gclk_div@e50ti,divider-clock}uQP  U;mcasp2_ahclkr_mux@1860 ti,mux-clock8}<=>?@ABCDEFGHIQ`Umcasp2_ahclkx_mux@1860 ti,mux-clock8}<=>?@ABCDEFGHIQ`Umcasp2_aux_gfclk_mux@1860 ti,mux-clock}JKLMQ`Umcasp3_ahclkx_mux@1868 ti,mux-clock8}<=>?@ABCDEFGHIQhUmcasp3_aux_gfclk_mux@1868 ti,mux-clock}JKLMQhUmcasp4_ahclkx_mux@1898 ti,mux-clock8}<=>?@ABCDEFGHIQUmcasp4_aux_gfclk_mux@1898 ti,mux-clock}JKLMQUmcasp5_ahclkx_mux@1878 ti,mux-clock8}<=>?@ABCDEFGHIQxUmcasp5_aux_gfclk_mux@1878 ti,mux-clock}JKLMQxUmcasp6_ahclkx_mux@1904 ti,mux-clock8}<=>?@ABCDEFGHIQUmcasp6_aux_gfclk_mux@1904 ti,mux-clock}JKLMQUmcasp7_ahclkx_mux@1908 ti,mux-clock8}<=>?@ABCDEFGHIQUmcasp7_aux_gfclk_mux@1908 ti,mux-clock}JKLMQUmcasp8_ahclkx_mux@1890 ti,mux-clock8}<=>?@ABCDEFGHIQUmcasp8_aux_gfclk_mux@1890 ti,mux-clock}JKLMQUmmc1_fclk_mux@1328 ti,mux-clock}vVQ(Uwmmc1_fclk_div@1328ti,divider-clock}wfQ(U<mmc2_fclk_mux@1330 ti,mux-clock}vVQ0Uxmmc2_fclk_div@1330ti,divider-clock}xfQ0U=mmc3_gfclk_mux@1820 ti,mux-clock}UVQ Uymmc3_gfclk_div@1820ti,divider-clock}yfQ U>mmc4_gfclk_mux@1828 ti,mux-clock}UVQ(Uzmmc4_gfclk_div@1828ti,divider-clock}zfQ(U?qspi_gfclk_mux@1838 ti,mux-clock}v{Q8U|qspi_gfclk_div@1838ti,divider-clock}|fQ8Utimer10_gfclk_mux@1728 ti,mux-clock,}NOCDEFGPQRSQ(U@timer11_gfclk_mux@1730 ti,mux-clock,}NOCDEFGPQRSQ0UAtimer13_gfclk_mux@17c8 ti,mux-clock,}NOCDEFGPQRSQUBtimer14_gfclk_mux@17d0 ti,mux-clock,}NOCDEFGPQRSQUCtimer15_gfclk_mux@17d8 ti,mux-clock,}NOCDEFGPQRSQUDtimer16_gfclk_mux@1830 ti,mux-clock,}NOCDEFGPQRSQ0UEtimer2_gfclk_mux@1738 ti,mux-clock,}NOCDEFGPQRSQ8UFtimer3_gfclk_mux@1740 ti,mux-clock,}NOCDEFGPQRSQ@UGtimer4_gfclk_mux@1748 ti,mux-clock,}NOCDEFGPQRSQHUHtimer9_gfclk_mux@1750 ti,mux-clock,}NOCDEFGPQRSQPUIuart1_gfclk_mux@1840 ti,mux-clock}UVQ@UJuart2_gfclk_mux@1848 ti,mux-clock}UVQHUKuart3_gfclk_mux@1850 ti,mux-clock}UVQPULuart4_gfclk_mux@1858 ti,mux-clock}UVQXUMuart5_gfclk_mux@1870 ti,mux-clock}UVQpUNuart7_gfclk_mux@18d0 ti,mux-clock}UVQUOuart8_gfclk_mux@18e0 ti,mux-clock}UVQUPuart9_gfclk_mux@18e8 ti,mux-clock}UVQUQvip1_gclk_mux@1020 ti,mux-clock}}Q URvip2_gclk_mux@1028 ti,mux-clock}}Q(USvip3_gclk_mux@1030 ti,mux-clock}}Q0UTclockdomainsUUcoreaon_clkdmti,clockdomain}cUVl4@4ae00000ti,dra7-l4-wkupsimple-bus J:UWcounter@4000ti,omap-counter32kQ@@ counter_32kUXprm@6000ti,dra7-prmsimple-busQ`0   `0:UYclocksUZsys_clkin1@110 ti,mux-clock}~QUabe_dpll_sys_clk_mux@118 ti,mux-clock}CQUabe_dpll_bypass_clk_mux@114 ti,mux-clock}OQUabe_dpll_clk_mux@10c ti,mux-clock}OQ Uabe_24m_fclk@11cti,divider-clock}QU<aess_fclk@178ti,divider-clock}QxfUabe_giclk_div@174ti,divider-clock}QtfUPabe_lp_clk_div@1d8ti,divider-clock}Q Uabe_sys_clk_div@120ti,divider-clock}Q fU=adc_gfclk_mux@1dc ti,mux-clock }COQU[sys_clk1_dclk_div@1c8ti,divider-clock}f@QUsys_clk2_dclk_div@1ccti,divider-clock}Cf@QUper_abe_x1_dclk_div@1bcti,divider-clock}nf@QUdsp_gclk_div@18cti,divider-clock}f@QUgpu_dclk@1a0ti,divider-clock}&f@QUemif_phy_dclk_div@190ti,divider-clock}f@QUgmac_250m_dclk_div@19cti,divider-clock}f@QUgmac_main_clkfixed-factor-clock}Q\Ul3init_480m_dclk_div@1acti,divider-clock}ff@QUusb_otg_dclk_div@184ti,divider-clock}f@QUsata_dclk_div@1c0ti,divider-clock}f@QUpcie2_dclk_div@1b8ti,divider-clock}f@QUpcie_dclk_div@1b4ti,divider-clock}f@QUemu_dclk_div@194ti,divider-clock}f@QUsecure_32k_dclk_div@1c4ti,divider-clock}f@QUclkoutmux0_clk_mux@158 ti,mux-clockX}QXUTclkoutmux1_clk_mux@15c ti,mux-clockX}Q\U\clkoutmux2_clk_mux@160 ti,mux-clockX}Q`Ugcustefuse_sys_gfclk_divfixed-factor-clock}Q\U]eve_clk@180 ti,mux-clock}25QU^hdmi_dpll_clk_mux@164 ti,mux-clock}CQdUjmlb_clk@134ti,divider-clock}f@Q4UHmlbp_clk@130ti,divider-clock}f@Q0UIper_abe_x1_gfclk2_div@138ti,divider-clock}nf@Q8UJtimer_sys_clk_div@144ti,divider-clock}QDfUNvideo1_dpll_clk_mux@168 ti,mux-clock}CQhUkvideo2_dpll_clk_mux@16c ti,mux-clock}CQlUlwkupaon_iclk_mux@108 ti,mux-clock}QUugpio1_dbclk@1838ti,gate-clock}OQ8U_dcan1_sys_clk_mux@1888 ti,mux-clock}CQUtimer1_gfclk_mux@1840 ti,mux-clock,}NOCDEFGPQRSQ@U`uart10_gfclk_mux@1880 ti,mux-clock}UVQUaclockdomainsUbipu1_rst@510ti,dra7-resetQ"-:Uipu2_rst@910ti,dra7-resetQ "-:Uscm_conf@c000sysconQUaxi@0 simple-busQQ0 pcie@51000000 ti,dra7-pcieQQ Q L :rc_dbicsti_confconfig ]pci00 00D@NXpcie1i npcie-phy0x`okay Ucinterrupt-controller+@Upcie_ep@51000000ti,dra7-pcie-ep QQ(Q LQ(&:ep_dbicsti_confep_dbics2addr_space  Npcie1i npcie-phy0  disabled Udaxi@1 simple-busQQ00 disabledpcie@51800000 ti,dra7-pcieQQ Q L :rc_dbicsti_confconfig cd]pci00000D@NXpcie2i npcie-phy0x`interrupt-controller+@Uocmcram@40300000 mmio-sramQ@0 @0Uesram-hs@0ti,secure-ramQocmcram@40400000 disabled mmio-sramQ@@ @@Ufocmcram@40500000 disabled mmio-sramQ@P @PUgbandgap@4a0021e00QJ! J#, J#,J#Ntxrxokay q)6 @I Rdefaulths`j:Ummc@480b4000ti,dra7-hsmmcti,omap4-hsmmcQH @  Qmmc2I/0Ntxrxokayt6IRdefaulthsddr_1_8v`j:Ummc@480ad000ti,dra7-hsmmcti,omap4-hsmmcQH   Ymmc3IMNNtxrx disabledАUmmc@480d1000ti,dra7-hsmmcti,omap4-hsmmcQH   [mmc4I9:Ntxrx disabled qUmmu@40d01000ti,dra7-dsp-iommuQ@   mmu0_dsp1 disabledUmmu@40d02000ti,dra7-dsp-iommuQ@    mmu1_dsp1 disabledUmmu@58882000ti,dra7-iommuQX    mmu_ipu1 disabled:Ummu@55082000ti,dra7-iommuQU    mmu_ipu2 disabled:Uregulator-abb-mpu ti,abb-v3Habb_mpu}2(QJ}J}J`J; JXD:setup-addresscontrol-addressint-addressefuse-addressldo-address  %H 9,@vUregulator-abb-ivahd ti,abb-v3 Habb_ivahd}2(QJ~4J~$J`J% J$pD:setup-addresscontrol-addressint-addressefuse-addressldo-address@  %H 90Uregulator-abb-dspeve ti,abb-v3 Habb_dspeve}2(QJ~0J~ J`J% J$lD:setup-addresscontrol-addressint-addressefuse-addressldo-address   %H 90Uregulator-abb-gpu ti,abb-v3Habb_gpu}2(QJ}J}J`J; JTD:setup-addresscontrol-addressint-addressefuse-addressldo-address  %H 9vUspi@48098000ti,omap4-mcspiQH   <mcspi1 E@I#$%&'()* Ntx0rx0tx1rx1tx2rx2tx3rx3 disabledUspi@4809a000ti,omap4-mcspiQH   =mcspi2 E I+,-.Ntx0rx0tx1rx1 disabledUspi@480b8000ti,omap4-mcspiQH   Vmcspi3 EINtx0rx0okay SUsn65hvs882@0 pisosr-gpio-=Q jB@ | Uspi@480ba000ti,omap4-mcspiQH   +mcspi4 EIFGNtx0rx0 disabledUqspi@4b300000ti,dra7xxx-qspiQK0\:qspi_baseqspi_mmap Xqspi}fck L  Wokay j:Um25p80@0jedec,spi-nor jQ  :partition@0 QSPI.SPLQpartition@1 QSPI.u-bootQpartition@2 QSPI.u-boot-spl-osQpartition@3 QSPI.u-boot-envQpartition@4 QSPI.u-boot-env.backup1Qpartition@5 QSPI.kernelQpartition@6 QSPI.file-systemQbocp2scp@4a090000ti,omap-ocp2scpsimple-busQJ  ocp2scp3phy@4A096000ti,phy-pipe3-sataQJ `J ddJ h@:phy_rxphy_txpll_ctrl t}sysclkrefclk  Upciephy@4a094000ti,phy-pipe3-pcieQJ @J Dd:phy_rxphy_tx  }WX\;dpll_refdpll_ref_m2wkupclkrefclkdiv-clkphy-divsysclk Upciephy@4a095000ti,phy-pipe3-pcieQJ PJ Td:phy_rxphy_tx  }WX\;dpll_refdpll_ref_m2wkupclkrefclkdiv-clkphy-divsysclk  disabledUsata@4a141100snps,dwc-ahciQJJ  1i nsata-phy}sata Urtc@48838000ti,am3352-rtcQH rtcss}Ookay Uocp2scp@4a080000ti,omap-ocp2scpsimple-busQJ  ocp2scp1:phy@4a084000ti,dra7x-usb2ti,omap-usb2QJ@ }wkupclkrefclk  Uphy@4a085000 ti,dra7x-usb2-phy2ti,omap-usb2QJP t}wkupclkrefclk  Uphy@4a084400 ti,omap-usb3QJDJHdJL@:phy_rxphy_txpll_ctrl p }wkupclksysclkrefclk Uomap_dwc3_1@48880000ti,dwc3 usb_otg_ss1QH  H +Uusb@48890000 snps,dwc3QHp$ GGHperipheralhostotginusb2-phyusb3-phy 5super-speed Chost K dUomap_dwc3_2@488c0000ti,dwc3 usb_otg_ss2QH  W + }Uusb@488d0000 snps,dwc3QHp$ IIWperipheralhostotgi nusb2-phy 5high-speed Cperipheral K dUomap_dwc3_3@48900000ti,dwc3 usb_otg_ss3QH  X + disabledUusb@48910000 snps,dwc3QHp$ XXXperipheralhostotg 5high-speed Cotg K dUelm@48078000ti,am3352-elmQH  elm disabledUgpmc@50000000ti,am3352-gpmcgpmcQP|   INrxtx  +@-= disabledUatl@4843c000 ti,dra7-atlQHCatl BA@?}fck disabledUmcasp@48460000ti,dra7-mcasp-audiomcasp1QHF E:mpudat hgtxrxINtxrx }fckahclkxahclkr disabledUmcasp@48464000ti,dra7-mcasp-audiomcasp2QHF@ E:mpudat txrxINtxrx }fckahclkxahclkr disabledUmcasp@48468000ti,dra7-mcasp-audiomcasp3QHF F:mpudat txrxINtxrx} fckahclkx disabledUmcasp@4846c000ti,dra7-mcasp-audiomcasp4QHF HC`:mpudat txrxINtxrx} fckahclkx disabledUmcasp@48470000ti,dra7-mcasp-audiomcasp5QHG HC:mpudat txrxINtxrx} fckahclkx disabledUmcasp@48474000ti,dra7-mcasp-audiomcasp6QHG@ HD:mpudat txrxINtxrx} fckahclkx disabledUmcasp@48478000ti,dra7-mcasp-audiomcasp7QHG HE:mpudat txrxINtxrx} fckahclkx disabledUmcasp@4847c000ti,dra7-mcasp-audiomcasp8QHG HE@:mpudat txrxINtxrx} fckahclkx disabledUcrossbar@4a002a48ti,irq-crossbarQJ*H0+&@     CD Uethernet@48484000ti,dra7-cpswti,cpswgmac} fckcpts  # /  ;  G N [xL kQHH@HHR. |0 NOPQokay Umdio@48485000ti,cpsw-mdioti,davinci_mdio davinci_mdio B@QHHPUethernet-phy@0QUethernet-phy@1QUslave@48480200   rgmii Uslave@48480300   rgmii Ucpsw-phy-sel@4a002554ti,dra7xx-cpsw-phy-selQJ%T :gmii-selUcan@481cc000ti,dra7-d_candcan1QJ  X  }okayRdefaultsleepactive`jUcan@481d0000ti,dra7-d_candcan2QHH  X  } disabledUdss@58000000 ti,dra7-dss disabled dss_core 8(QXX@TXC XTX (:dsspll1_clkctrlpll1pll2_clkctrlpll2 }fckvideo1_clkvideo2_clkUdispc@58001000ti,dra7-dispcQX   dss_dispc}fck 4encoder@58060000 ti,dra7-hdmi QXXXX:wppllphycore  ` disabled dss_hdmi} fcksys_clkUepwmss@4843e000 ti,dra746-pwmssti,am33xx-pwmssQHC0epwmss0 disabledUpwm@4843e200"ti,dra746-ehrpwmti,am3352-ehrpwm QHC}  tbclkfck disabledUecap@4843e100ti,dra746-ecapti,am3352-ecap QHC} fck disabledUepwmss@48440000 ti,dra746-pwmssti,am33xx-pwmssQHD0epwmss1 disabledUpwm@48440200"ti,dra746-ehrpwmti,am3352-ehrpwm QHD}  tbclkfck disabledUecap@48440100ti,dra746-ecapti,am3352-ecap QHD} fck disabledUepwmss@48442000 ti,dra746-pwmssti,am33xx-pwmssQHD 0epwmss2 disabledUpwm@48442200"ti,dra746-ehrpwmti,am3352-ehrpwm QHD"}  tbclkfck disabledUecap@48442100ti,dra746-ecapti,am3352-ecap QHD!} fck disabledUaes@4b500000 ti,omap4-aesaes1QKP  PIonNtxrx}fckUaes@4b700000 ti,omap4-aesaes2QKp  ;IrqNtxrx}fckUdes@480a5000 ti,omap4-desdesQH P  MIutNtxrx}fckUsham@53100000ti,omap5-shamshamQK  . IwNrx}fckUrng@48090000 ti,omap4-rngrngQH   /}fckUipu@58820000 ti,dra7-ipuQX:l2ramipu1&  JU   &okay 6 D:Uipu@55020000 ti,dra7-ipuQU:l2ramipu2&  J   &okay 6 D:Udsp_system@41500000sysconQAPUomap_dwc3_4@48940000ti,dwc3 usb_otg_ss4QH  Z + disabledUusb@48950000 snps,dwc3QHp$ YYZperipheralhostotg 5high-speed CotgUmmu@41501000ti,dra7-dsp-iommuQAP   mmu0_dsp2 disabledUmmu@41502000ti,dra7-dsp-iommuQAP    mmu1_dsp2 disabledUthermal-zonesUcpu_thermal K a o UtripsUcpu_alert _ dpassiveUcpu_crit (  dcriticalUcooling-mapsUmap0  gpu_thermal K a o Utripsgpu_crit (  dcriticalUcore_thermal K a o Utripscore_crit (  dcriticalUdspeve_thermal K a o Utripsdspeve_crit (  dcriticalUiva_thermal K a o Utripsiva_crit (  dcriticalUpmuarm,cortex-a15-pmu& fixedregulator-vmainregulator-fixedHVMAINWLK@oLK@Ufixedregulator-v3_3dregulator-fixedHV3_3D W2Zo2ZUfixedregulator-vttregulator-fixed Hvtt_fixed W2Zo2ZUleds-iio disabled gpio-ledsled-out0 out0  offled-out1 out1  offled-out2 out2  offled-out3 out3  offled-out4 out4  offled-out5 out5  offled-out6 out6  offled-out7 out7  offmemory@0]memoryQstatus-leds gpio-ledscpu0-led status0:red:cpu0  off cpu0usr0-led status0:green:usr   offheartbeat-led status0:blue:heartbeat   off heartbeatcpu1-led status1:red:cpu1   off cpu1usr1-led status1:green:usr  offmmc0-led status1:blue:mmc0  off mmc0fs_loader@0 u-boot,fs-loader Ureserved-memory:ipu2-memory@95800000shared-dma-poolQ okay:Uipu1-memory@9d000000shared-dma-poolQ okay:Uipu1-pgtbl@95700000Qp :Uipu2-pgtbl@95740000Qt :Uxtal25mhz fixed-clockA}x@U__symbols__ /interrupt-controller@48211000 /interrupt-controller@48281000 $/cpus/cpu@0 )/opp-table 8/ocp/l4@4a000000 ?/ocp/l4@4a000000/scm@2000% C/ocp/l4@4a000000/scm@2000/scm_conf@09 L/ocp/l4@4a000000/scm@2000/scm_conf@0/pbias_regulator@e00I \/ocp/l4@4a000000/scm@2000/scm_conf@0/pbias_regulator@e00/pbias_mmc_omap5, j/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks@ z/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/dss_deshdcp_clk@558> /ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/ehrpwm0_tbclk@558> /ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/ehrpwm1_tbclk@558> /ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/ehrpwm2_tbclk@5587 /ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/sys_32k_ck& /ocp/l4@4a000000/scm@2000/pinmux@1400B /ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_default_no_clk_pu8 /ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_default3 /ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_hs6/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_sdr506/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_ddr508(/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc2_pins_default6:/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc2_pins_hs2008J/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc3_pins_default3\/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc4_pins_hs9i/ocp/l4@4a000000/scm@2000/pinmux@1400/dcan1_pins_default7|/ocp/l4@4a000000/scm@2000/pinmux@1400/dcan1_pins_sleep(/ocp/l4@4a000000/scm@2000/scm_conf@1c04(/ocp/l4@4a000000/scm@2000/scm_conf@1c24)/ocp/l4@4a000000/scm@2000/dma-router@b78)/ocp/l4@4a000000/scm@2000/dma-router@c78"/ocp/l4@4a000000/cm_core_aon@5000)/ocp/l4@4a000000/cm_core_aon@5000/clocks7/ocp/l4@4a000000/cm_core_aon@5000/clocks/atl_clkin0_ck7/ocp/l4@4a000000/cm_core_aon@5000/clocks/atl_clkin1_ck7/ocp/l4@4a000000/cm_core_aon@5000/clocks/atl_clkin2_ck7/ocp/l4@4a000000/cm_core_aon@5000/clocks/atl_clkin3_ck7/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_clkin_ck6/ocp/l4@4a000000/cm_core_aon@5000/clocks/mlb_clkin_ck7+/ocp/l4@4a000000/cm_core_aon@5000/clocks/mlbp_clkin_ck=9/ocp/l4@4a000000/cm_core_aon@5000/clocks/pciesref_acs_clk_ck7M/ocp/l4@4a000000/cm_core_aon@5000/clocks/ref_clkin0_ck7[/ocp/l4@4a000000/cm_core_aon@5000/clocks/ref_clkin1_ck7i/ocp/l4@4a000000/cm_core_aon@5000/clocks/ref_clkin2_ck7w/ocp/l4@4a000000/cm_core_aon@5000/clocks/ref_clkin3_ck5/ocp/l4@4a000000/cm_core_aon@5000/clocks/rmii_clk_ck9/ocp/l4@4a000000/cm_core_aon@5000/clocks/sdvenc_clkin_ck?/ocp/l4@4a000000/cm_core_aon@5000/clocks/secure_32k_clk_src_ck>/ocp/l4@4a000000/cm_core_aon@5000/clocks/sys_clk32_crystal_ck=/ocp/l4@4a000000/cm_core_aon@5000/clocks/sys_clk32_pseudo_ck:/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_12000000_ck:/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_13000000_ck:/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_16800000_ck:/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_19200000_ck:$/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_20000000_ck:5/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_26000000_ck:F/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_27000000_ck:W/ocp/l4@4a000000/cm_core_aon@5000/clocks/virt_38400000_ck4h/ocp/l4@4a000000/cm_core_aon@5000/clocks/sys_clkin2:s/ocp/l4@4a000000/cm_core_aon@5000/clocks/usb_otg_clkin_ck9/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_clkin_ck</ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_m2_clkin_ck9/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_clkin_ck</ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_m2_clkin_ck9/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_ck@1e08/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_x2_ck>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_m2x2_ck@1f05/ocp/l4@4a000000/cm_core_aon@5000/clocks/abe_clk@108</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_m2_ck@1f0> /ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_m3x2_ck@1f4?/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_byp_mux@12c:0/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_ck@1209=/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_x2_ck@M/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h12x2_ck@13c=`/ocp/l4@4a000000/cm_core_aon@5000/clocks/mpu_dpll_hs_clk_div9t/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_mpu_ck@160</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_mpu_m2_ck@1706/ocp/l4@4a000000/cm_core_aon@5000/clocks/mpu_dclk_div=/ocp/l4@4a000000/cm_core_aon@5000/clocks/dsp_dpll_hs_clk_div>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_byp_mux@2409/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_ck@234</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_m2_ck@244=/ocp/l4@4a000000/cm_core_aon@5000/clocks/iva_dpll_hs_clk_div>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_iva_byp_mux@1ac9/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_iva_ck@1a0< /ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_iva_m2_ck@1b02/ocp/l4@4a000000/cm_core_aon@5000/clocks/iva_dclk>%/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gpu_byp_mux@2e496/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gpu_ck@2d8<B/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gpu_m2_ck@2e8=Q/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_m2_ck@130@a/ocp/l4@4a000000/cm_core_aon@5000/clocks/core_dpll_out_dclk_div>x/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_byp_mux@21c9/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_ck@210</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_m2_ck@220?/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_byp_mux@2b4:/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_ck@2a8=/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_m2_ck@2b89/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_dclk_div9/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_dclk_div7/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_dclk_div=/ocp/l4@4a000000/cm_core_aon@5000/clocks/per_dpll_hs_clk_div=/ocp/l4@4a000000/cm_core_aon@5000/clocks/usb_dpll_hs_clk_div=)/ocp/l4@4a000000/cm_core_aon@5000/clocks/eve_dpll_hs_clk_div>=/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_eve_byp_mux@2909N/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_eve_ck@284<Z/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_eve_m2_ck@2946i/ocp/l4@4a000000/cm_core_aon@5000/clocks/eve_dclk_div@v/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h13x2_ck@140@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h14x2_ck@144@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h22x2_ck@154@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h23x2_ck@158@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h24x2_ck@15c8/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_x2_ck?/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_h11x2_ck@2288/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_x2_ck>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_m3x2_ck@2489/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_x2_ck@&/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_h11x2_ck@2c0@9/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_h12x2_ck@2c4@L/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_h13x2_ck@2c8?_/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_m3x2_ck@2bc8q/ocp/l4@4a000000/cm_core_aon@5000/clocks/gmii_m_clk_div7/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_clk2_div6/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_div_clk9/ocp/l4@4a000000/cm_core_aon@5000/clocks/l3_iclk_div@1009/ocp/l4@4a000000/cm_core_aon@5000/clocks/l4_root_clk_div9/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_clk2_div8/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_div_clk9/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_clk2_div8/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_div_clk</ocp/l4@4a000000/cm_core_aon@5000/clocks/ipu1_gfclk_mux@520?/ocp/l4@4a000000/cm_core_aon@5000/clocks/mcasp1_ahclkr_mux@550?/ocp/l4@4a000000/cm_core_aon@5000/clocks/mcasp1_ahclkx_mux@550B(/ocp/l4@4a000000/cm_core_aon@5000/clocks/mcasp1_aux_gfclk_mux@550>=/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer5_gfclk_mux@558>N/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer6_gfclk_mux@560>_/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer7_gfclk_mux@568>p/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer8_gfclk_mux@570=/ocp/l4@4a000000/cm_core_aon@5000/clocks/uart6_gfclk_mux@5802/ocp/l4@4a000000/cm_core_aon@5000/clocks/dummy_ck//ocp/l4@4a000000/cm_core_aon@5000/clockdomains/ocp/l4@4a000000/cm_core@8000%/ocp/l4@4a000000/cm_core@8000/clocks:/ocp/l4@4a000000/cm_core@8000/clocks/dpll_pcie_ref_ck@200@/ocp/l4@4a000000/cm_core@8000/clocks/dpll_pcie_ref_m2ldo_ck@210C/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_in_clk_mux@4ae061186/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_ck@21cE/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy1_32khz@4a0093b0E+/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy2_32khz@4a0093b8BB/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy_div@4a00821cCV/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy1_clk@4a0093b0Ck/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy2_clk@4a0093b8G/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy1_div_clk@4a0093b0G/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy2_div_clk@4a0093b89/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_clkvcoldo=/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_clkvcoldo_div5/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_m2_ck:/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_byp_mux@14c5/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_ck@1408 /ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_m2_ck@150;/ocp/l4@4a000000/cm_core@8000/clocks/func_96m_aon_dclk_div:0/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_byp_mux@18c5A/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_ck@1808M/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_m2_ck@190=\/ocp/l4@4a000000/cm_core@8000/clocks/dpll_pcie_ref_m2_ck@2104p/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_x2_ck;/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h11x2_ck@158;/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h12x2_ck@15c;/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h13x2_ck@160;/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h14x2_ck@164:/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_m2x2_ck@1508/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_clkdcoldo3/ocp/l4@4a000000/cm_core@8000/clocks/func_128m_clk3/ocp/l4@4a000000/cm_core@8000/clocks/func_12m_fclk2/ocp/l4@4a000000/cm_core@8000/clocks/func_24m_clk3/ocp/l4@4a000000/cm_core@8000/clocks/func_48m_fclk3"/ocp/l4@4a000000/cm_core@8000/clocks/func_96m_fclk90/ocp/l4@4a000000/cm_core@8000/clocks/l3init_60m_fclk@1045@/ocp/l4@4a000000/cm_core@8000/clocks/clkout2_clk@6b0;L/ocp/l4@4a000000/cm_core@8000/clocks/l3init_960m_gfclk@6c08^/ocp/l4@4a000000/cm_core@8000/clocks/dss_32khz_clk@11208l/ocp/l4@4a000000/cm_core@8000/clocks/dss_48mhz_clk@11206z/ocp/l4@4a000000/cm_core@8000/clocks/dss_dss_clk@11207/ocp/l4@4a000000/cm_core@8000/clocks/dss_hdmi_clk@11209/ocp/l4@4a000000/cm_core@8000/clocks/dss_video1_clk@11209/ocp/l4@4a000000/cm_core@8000/clocks/dss_video2_clk@11206/ocp/l4@4a000000/cm_core@8000/clocks/gpio2_dbclk@17606/ocp/l4@4a000000/cm_core@8000/clocks/gpio3_dbclk@17686/ocp/l4@4a000000/cm_core@8000/clocks/gpio4_dbclk@17706/ocp/l4@4a000000/cm_core@8000/clocks/gpio5_dbclk@17786/ocp/l4@4a000000/cm_core@8000/clocks/gpio6_dbclk@17806/ocp/l4@4a000000/cm_core@8000/clocks/gpio7_dbclk@18106/ocp/l4@4a000000/cm_core@8000/clocks/gpio8_dbclk@18186/ocp/l4@4a000000/cm_core@8000/clocks/mmc1_clk32k@13286/ocp/l4@4a000000/cm_core@8000/clocks/mmc2_clk32k@13306/ocp/l4@4a000000/cm_core@8000/clocks/mmc3_clk32k@18206)/ocp/l4@4a000000/cm_core@8000/clocks/mmc4_clk32k@182875/ocp/l4@4a000000/cm_core@8000/clocks/sata_ref_clk@1388AB/ocp/l4@4a000000/cm_core@8000/clocks/usb_otg_ss1_refclk960m@13f0AY/ocp/l4@4a000000/cm_core@8000/clocks/usb_otg_ss2_refclk960m@1340Cp/ocp/l4@4a000000/cm_core@8000/clocks/usb_phy1_always_on_clk32k@640C/ocp/l4@4a000000/cm_core@8000/clocks/usb_phy2_always_on_clk32k@688C/ocp/l4@4a000000/cm_core@8000/clocks/usb_phy3_always_on_clk32k@698:/ocp/l4@4a000000/cm_core@8000/clocks/atl_dpll_clk_mux@c007/ocp/l4@4a000000/cm_core@8000/clocks/atl_gfclk_mux@c00=/ocp/l4@4a000000/cm_core@8000/clocks/rmii_50mhz_clk_mux@13d0;/ocp/l4@4a000000/cm_core@8000/clocks/gmac_rft_clk_mux@13d0</ocp/l4@4a000000/cm_core@8000/clocks/gpu_core_gclk_mux@1220;/ocp/l4@4a000000/cm_core@8000/clocks/gpu_hyd_gclk_mux@1220=$/ocp/l4@4a000000/cm_core@8000/clocks/l3instr_ts_gclk_div@e50<8/ocp/l4@4a000000/cm_core@8000/clocks/mcasp2_ahclkr_mux@1860<J/ocp/l4@4a000000/cm_core@8000/clocks/mcasp2_ahclkx_mux@1860?\/ocp/l4@4a000000/cm_core@8000/clocks/mcasp2_aux_gfclk_mux@1860<q/ocp/l4@4a000000/cm_core@8000/clocks/mcasp3_ahclkx_mux@1868?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp3_aux_gfclk_mux@1868</ocp/l4@4a000000/cm_core@8000/clocks/mcasp4_ahclkx_mux@1898?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp4_aux_gfclk_mux@1898</ocp/l4@4a000000/cm_core@8000/clocks/mcasp5_ahclkx_mux@1878?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp5_aux_gfclk_mux@1878</ocp/l4@4a000000/cm_core@8000/clocks/mcasp6_ahclkx_mux@1904?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp6_aux_gfclk_mux@1904< /ocp/l4@4a000000/cm_core@8000/clocks/mcasp7_ahclkx_mux@1908?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp7_aux_gfclk_mux@1908<4/ocp/l4@4a000000/cm_core@8000/clocks/mcasp8_ahclkx_mux@1890?F/ocp/l4@4a000000/cm_core@8000/clocks/mcasp8_aux_gfclk_mux@18908[/ocp/l4@4a000000/cm_core@8000/clocks/mmc1_fclk_mux@13288i/ocp/l4@4a000000/cm_core@8000/clocks/mmc1_fclk_div@13288w/ocp/l4@4a000000/cm_core@8000/clocks/mmc2_fclk_mux@13308/ocp/l4@4a000000/cm_core@8000/clocks/mmc2_fclk_div@13309/ocp/l4@4a000000/cm_core@8000/clocks/mmc3_gfclk_mux@18209/ocp/l4@4a000000/cm_core@8000/clocks/mmc3_gfclk_div@18209/ocp/l4@4a000000/cm_core@8000/clocks/mmc4_gfclk_mux@18289/ocp/l4@4a000000/cm_core@8000/clocks/mmc4_gfclk_div@18289/ocp/l4@4a000000/cm_core@8000/clocks/qspi_gfclk_mux@18389/ocp/l4@4a000000/cm_core@8000/clocks/qspi_gfclk_div@1838</ocp/l4@4a000000/cm_core@8000/clocks/timer10_gfclk_mux@1728</ocp/l4@4a000000/cm_core@8000/clocks/timer11_gfclk_mux@1730</ocp/l4@4a000000/cm_core@8000/clocks/timer13_gfclk_mux@17c8<#/ocp/l4@4a000000/cm_core@8000/clocks/timer14_gfclk_mux@17d0<5/ocp/l4@4a000000/cm_core@8000/clocks/timer15_gfclk_mux@17d8<G/ocp/l4@4a000000/cm_core@8000/clocks/timer16_gfclk_mux@1830;Y/ocp/l4@4a000000/cm_core@8000/clocks/timer2_gfclk_mux@1738;j/ocp/l4@4a000000/cm_core@8000/clocks/timer3_gfclk_mux@1740;{/ocp/l4@4a000000/cm_core@8000/clocks/timer4_gfclk_mux@1748;/ocp/l4@4a000000/cm_core@8000/clocks/timer9_gfclk_mux@1750:/ocp/l4@4a000000/cm_core@8000/clocks/uart1_gfclk_mux@1840:/ocp/l4@4a000000/cm_core@8000/clocks/uart2_gfclk_mux@1848:/ocp/l4@4a000000/cm_core@8000/clocks/uart3_gfclk_mux@1850:/ocp/l4@4a000000/cm_core@8000/clocks/uart4_gfclk_mux@1858:/ocp/l4@4a000000/cm_core@8000/clocks/uart5_gfclk_mux@1870:/ocp/l4@4a000000/cm_core@8000/clocks/uart7_gfclk_mux@18d0:/ocp/l4@4a000000/cm_core@8000/clocks/uart8_gfclk_mux@18e0: /ocp/l4@4a000000/cm_core@8000/clocks/uart9_gfclk_mux@18e88/ocp/l4@4a000000/cm_core@8000/clocks/vip1_gclk_mux@10208+/ocp/l4@4a000000/cm_core@8000/clocks/vip2_gclk_mux@102889/ocp/l4@4a000000/cm_core@8000/clocks/vip3_gclk_mux@1030+G/ocp/l4@4a000000/cm_core@8000/clockdomains9\/ocp/l4@4a000000/cm_core@8000/clockdomains/coreaon_clkdmj/ocp/l4@4ae00000r/ocp/l4@4ae00000/counter@4000}/ocp/l4@4ae00000/prm@6000!/ocp/l4@4ae00000/prm@6000/clocks0/ocp/l4@4ae00000/prm@6000/clocks/sys_clkin1@110:/ocp/l4@4ae00000/prm@6000/clocks/abe_dpll_sys_clk_mux@118=/ocp/l4@4ae00000/prm@6000/clocks/abe_dpll_bypass_clk_mux@1146/ocp/l4@4ae00000/prm@6000/clocks/abe_dpll_clk_mux@10c2/ocp/l4@4ae00000/prm@6000/clocks/abe_24m_fclk@11c//ocp/l4@4ae00000/prm@6000/clocks/aess_fclk@1783/ocp/l4@4ae00000/prm@6000/clocks/abe_giclk_div@1744/ocp/l4@4ae00000/prm@6000/clocks/abe_lp_clk_div@1d85 /ocp/l4@4ae00000/prm@6000/clocks/abe_sys_clk_div@1203/ocp/l4@4ae00000/prm@6000/clocks/adc_gfclk_mux@1dc7'/ocp/l4@4ae00000/prm@6000/clocks/sys_clk1_dclk_div@1c879/ocp/l4@4ae00000/prm@6000/clocks/sys_clk2_dclk_div@1cc9K/ocp/l4@4ae00000/prm@6000/clocks/per_abe_x1_dclk_div@1bc2_/ocp/l4@4ae00000/prm@6000/clocks/dsp_gclk_div@18c.l/ocp/l4@4ae00000/prm@6000/clocks/gpu_dclk@1a07u/ocp/l4@4ae00000/prm@6000/clocks/emif_phy_dclk_div@1908/ocp/l4@4ae00000/prm@6000/clocks/gmac_250m_dclk_div@19c//ocp/l4@4ae00000/prm@6000/clocks/gmac_main_clk:/ocp/l4@4ae00000/prm@6000/clocks/l3init_480m_dclk_div@1ac6/ocp/l4@4ae00000/prm@6000/clocks/usb_otg_dclk_div@1843/ocp/l4@4ae00000/prm@6000/clocks/sata_dclk_div@1c04/ocp/l4@4ae00000/prm@6000/clocks/pcie2_dclk_div@1b83/ocp/l4@4ae00000/prm@6000/clocks/pcie_dclk_div@1b42/ocp/l4@4ae00000/prm@6000/clocks/emu_dclk_div@1949/ocp/l4@4ae00000/prm@6000/clocks/secure_32k_dclk_div@1c48/ocp/l4@4ae00000/prm@6000/clocks/clkoutmux0_clk_mux@1588-/ocp/l4@4ae00000/prm@6000/clocks/clkoutmux1_clk_mux@15c8@/ocp/l4@4ae00000/prm@6000/clocks/clkoutmux2_clk_mux@1609S/ocp/l4@4ae00000/prm@6000/clocks/custefuse_sys_gfclk_div-k/ocp/l4@4ae00000/prm@6000/clocks/eve_clk@1807s/ocp/l4@4ae00000/prm@6000/clocks/hdmi_dpll_clk_mux@164-/ocp/l4@4ae00000/prm@6000/clocks/mlb_clk@134./ocp/l4@4ae00000/prm@6000/clocks/mlbp_clk@130;/ocp/l4@4ae00000/prm@6000/clocks/per_abe_x1_gfclk2_div@1387/ocp/l4@4ae00000/prm@6000/clocks/timer_sys_clk_div@1449/ocp/l4@4ae00000/prm@6000/clocks/video1_dpll_clk_mux@1689/ocp/l4@4ae00000/prm@6000/clocks/video2_dpll_clk_mux@16c6/ocp/l4@4ae00000/prm@6000/clocks/wkupaon_iclk_mux@1082/ocp/l4@4ae00000/prm@6000/clocks/gpio1_dbclk@18388 /ocp/l4@4ae00000/prm@6000/clocks/dcan1_sys_clk_mux@18887 /ocp/l4@4ae00000/prm@6000/clocks/timer1_gfclk_mux@18407 &/ocp/l4@4ae00000/prm@6000/clocks/uart10_gfclk_mux@1880' 7/ocp/l4@4ae00000/prm@6000/clockdomains' H/ocp/l4@4ae00000/prm@6000/ipu1_rst@510' Q/ocp/l4@4ae00000/prm@6000/ipu2_rst@910 Z/ocp/l4@4ae00000/scm_conf@c000 c/ocp/axi@0/pcie@51000000. l/ocp/axi@0/pcie@51000000/interrupt-controller w/ocp/axi@0/pcie_ep@51000000. /ocp/axi@1/pcie@51800000/interrupt-controller /ocp/ocmcram@40300000 /ocp/ocmcram@40400000 /ocp/ocmcram@40500000 /ocp/bandgap@4a0021e0 /ocp/dsp_system@40d00000 /ocp/padconf@4844a000, /ocp/padconf@4844a000/mmc1_iodelay_ddr_conf/ /ocp/padconf@4844a000/mmc1_iodelay_sdr104_conf. /ocp/padconf@4844a000/mmc2_iodelay_hs200_conf0!/ocp/padconf@4844a000/mmc3_iodelay_manual1_conf.!-/ocp/padconf@4844a000/mmc3_iodelay_sdr50_conf0!E/ocp/padconf@4844a000/mmc4_iodelay_manual1_conf0!_/ocp/padconf@4844a000/mmc4_iodelay_default_conf!y/ocp/dma-controller@4a056000!~/ocp/edma@43300000!/ocp/tptc@43400000!/ocp/tptc@43500000!/ocp/gpio@4ae10000!/ocp/gpio@48055000!/ocp/gpio@48057000!/ocp/gpio@48059000!/ocp/gpio@4805b000!/ocp/gpio@4805d000!/ocp/gpio@48051000!/ocp/gpio@48053000!/ocp/serial@4806a000!/ocp/serial@4806c000!/ocp/serial@48020000!/ocp/serial@4806e000!/ocp/serial@48066000!/ocp/serial@48068000!/ocp/serial@48420000!/ocp/serial@48422000!/ocp/serial@48424000!/ocp/serial@4ae2b000"/ocp/mailbox@4a0f4000"/ocp/mailbox@4883a000"/ocp/mailbox@4883c000"!/ocp/mailbox@4883e000"*/ocp/mailbox@48840000&"3/ocp/mailbox@48840000/mbox_ipu1_ipc3x&"C/ocp/mailbox@48840000/mbox_dsp1_ipc3x"S/ocp/mailbox@48842000&"\/ocp/mailbox@48842000/mbox_ipu2_ipc3x&"l/ocp/mailbox@48842000/mbox_dsp2_ipc3x"|/ocp/mailbox@48844000"/ocp/mailbox@48846000"/ocp/mailbox@4885e000"/ocp/mailbox@48860000"/ocp/mailbox@48862000"/ocp/mailbox@48864000"/ocp/mailbox@48802000"/ocp/timer@4ae18000"/ocp/timer@48032000"/ocp/timer@48034000"/ocp/timer@48036000"/ocp/timer@48820000"/ocp/timer@48822000"/ocp/timer@48824000"/ocp/timer@48826000"/ocp/timer@4803e000"/ocp/timer@48086000#/ocp/timer@48088000#/ocp/timer@4ae20000#/ocp/timer@48828000#/ocp/timer@4882a000#&/ocp/timer@4882c000#./ocp/timer@4882e000#6/ocp/wdt@4ae14000#;/ocp/spinlock@4a0f6000i/ocp/i2c@48070000#F/ocp/i2c@48070000/tps659038@58@#P/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps12?#[/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps3@#e/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps45?#p/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps6?#z/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps7?#/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps8?#/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps9>#/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo1>#/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo2>#/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo3>#/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo4>#/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo9?#/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldoln@#/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldousb@#/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldortc@#/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/regen1@#/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/regen2-#/ocp/i2c@48070000/tps659038@58/tps659038_rtc4$/ocp/i2c@48070000/tps659038@58/tps659038_pwr_button.$/ocp/i2c@48070000/tps659038@58/tps659038_gpio-$%/ocp/i2c@48070000/tps659038@58/tps659038_usb$1/ocp/i2c@48070000/tpic2810@60$:/ocp/i2c@48070000/cdce913@65n/ocp/i2c@48072000s/ocp/i2c@48060000x/ocp/i2c@4807a000$B/ocp/i2c@4807c000$G/ocp/mmc@4809c000$L/ocp/mmc@480b4000$Q/ocp/mmc@480ad000$V/ocp/mmc@480d1000$[/ocp/mmu@40d01000$e/ocp/mmu@40d02000$o/ocp/mmu@58882000$x/ocp/mmu@55082000$/ocp/regulator-abb-mpu$/ocp/regulator-abb-ivahd$/ocp/regulator-abb-dspeve$/ocp/regulator-abb-gpu$/ocp/spi@48098000$/ocp/spi@4809a000$/ocp/spi@480b8000$/ocp/spi@480b8000/sn65hvs882@0$/ocp/spi@480ba000$/ocp/qspi@4b300000#$/ocp/ocp2scp@4a090000/phy@4A096000'$/ocp/ocp2scp@4a090000/pciephy@4a094000'$/ocp/ocp2scp@4a090000/pciephy@4a095000$/ocp/sata@4a141100#/ocp/rtc@48838000#$/ocp/ocp2scp@4a080000/phy@4a084000#$/ocp/ocp2scp@4a080000/phy@4a085000#%/ocp/ocp2scp@4a080000/phy@4a084400%/ocp/omap_dwc3_1@48880000'/ocp/omap_dwc3_1@48880000/usb@48890000%/ocp/omap_dwc3_2@488c0000'$,/ocp/omap_dwc3_2@488c0000/usb@488d0000%*/ocp/omap_dwc3_3@48900000'%6/ocp/omap_dwc3_3@48900000/usb@48910000%;/ocp/elm@48078000%?/ocp/gpmc@50000000%D/ocp/atl@4843c000%H/ocp/mcasp@48460000%O/ocp/mcasp@48464000%V/ocp/mcasp@48468000%]/ocp/mcasp@4846c000%d/ocp/mcasp@48470000%k/ocp/mcasp@48474000%r/ocp/mcasp@48478000%y/ocp/mcasp@4847c000%/ocp/crossbar@4a002a48 /ocp/ethernet@48484000%%/ocp/ethernet@48484000/mdio@484850004%/ocp/ethernet@48484000/mdio@48485000/ethernet-phy@04%/ocp/ethernet@48484000/mdio@48485000/ethernet-phy@1&%/ocp/ethernet@48484000/slave@48480200&%/ocp/ethernet@48484000/slave@48480300-%/ocp/ethernet@48484000/cpsw-phy-sel@4a002554%/ocp/can@481cc000%/ocp/can@481d0000%/ocp/dss@58000000#%/ocp/dss@58000000/encoder@58060000%/ocp/epwmss@4843e000"%/ocp/epwmss@4843e000/pwm@4843e200#%/ocp/epwmss@4843e000/ecap@4843e100%/ocp/epwmss@48440000"%/ocp/epwmss@48440000/pwm@48440200#&/ocp/epwmss@48440000/ecap@48440100& /ocp/epwmss@48442000"&/ocp/epwmss@48442000/pwm@48442200#&/ocp/epwmss@48442000/ecap@48442100&/ocp/aes@4b500000&$/ocp/aes@4b700000&)/ocp/des@480a5000&-/ocp/sham@53100000&2/ocp/rng@48090000$s/ocp/ipu@58820000$|/ocp/ipu@55020000&6/ocp/dsp_system@41500000&B/ocp/omap_dwc3_4@48940000'&N/ocp/omap_dwc3_4@48940000/usb@48950000&S/ocp/mmu@41501000&]/ocp/mmu@41502000&g/thermal-zones&u/thermal-zones/cpu_thermal!&/thermal-zones/cpu_thermal/trips+&/thermal-zones/cpu_thermal/trips/cpu_alert*&/thermal-zones/cpu_thermal/trips/cpu_crit(&/thermal-zones/cpu_thermal/cooling-maps&/thermal-zones/gpu_thermal*&/thermal-zones/gpu_thermal/trips/gpu_crit&/thermal-zones/core_thermal,&/thermal-zones/core_thermal/trips/core_crit&/thermal-zones/dspeve_thermal0&/thermal-zones/dspeve_thermal/trips/dspeve_crit&/thermal-zones/iva_thermal*'/thermal-zones/iva_thermal/trips/iva_crit' /fixedregulator-vmain'/fixedregulator-v3_3d'/fixedregulator-vtt '"/fs_loader@0&'-/reserved-memory/ipu2-memory@95800000&'@/reserved-memory/ipu1-memory@9d000000%'S/reserved-memory/ipu1-pgtbl@95700000%'^/reserved-memory/ipu2-pgtbl@95740000 'i/xtal25mhz #address-cells#size-cellscompatibleinterrupt-parentmodelstdout-pathtick-timerfirmware-loaderi2c0i2c1i2c2i2c3i2c4serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9ethernet0ethernet1d_can0d_can1spi0remoteproc0remoteproc1rtc0rtc1usb0usb1interruptsinterrupt-controller#interrupt-cellsregphandledevice_typeoperating-points-v2clocksclock-namesclock-latencycooling-min-levelcooling-max-level#cooling-cellssysconopp-sharedopp-hzopp-microvoltopp-supported-hwopp-suspendti,hwmodsrangesinterrupts-extendedu-boot,dm-splregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shift#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pins#syscon-cells#dma-cellsdma-requeststi,dma-safe-mapdma-mastersclock-frequencyclock-multclock-divti,max-divti,autoidle-shiftti,index-starts-at-oneti,invert-autoidle-bitti,index-power-of-twoassigned-clocksassigned-clock-ratesassigned-clock-parentsti,dividersti,set-rate-parentti,nresets#reset-cellsreg-namesbus-rangenum-laneslinux,pci-domainphysphy-namesinterrupt-map-maskinterrupt-mapstatusgpiosnum-ib-windowsnum-ob-windowsti,syscon-unaligned-access#thermal-sensor-cellspinctrl-pin-arraydma-channelsinterrupt-namesti,tptcsgpio-controller#gpio-cellsdmasdma-namesreg-shift#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-secure#hwlock-cellsti,system-power-controllerti,palmas-override-powerholdsmps12-in-supplysmps3-in-supplysmps45-in-supplysmps6-in-supplysmps7-in-supplysmps8-in-supplysmps9-in-supplyldo1-in-supplyldo2-in-supplyldo3-in-supplyldo4-in-supplyldo9-in-supplyldoln-in-supplyldousb-in-supplyldortc-in-supplyregulator-always-onregulator-boot-onwakeup-sourceti,palmas-long-press-secondsti,enable-vbus-detectionti,enable-id-detectionid-gpiovbus-gpioxtal-load-pfti,dual-voltti,needs-special-resetpbias-supplymax-frequencysd-uhs-sdr104sd-uhs-sdr50sd-uhs-ddr50sd-uhs-sdr25sd-uhs-sdr12vmmc-supplyvqmmc-supplybus-widthcd-gpiosno-1-8-vpinctrl-namespinctrl-0pinctrl-1mmc-ddr-1_8vti,non-removablepinctrl-2#iommu-cellsti,syscon-mmuconfigti,iommu-bus-err-backti,settling-timeti,clock-cyclesti,tranxdone-status-maskti,ldovbb-override-maskti,ldovbb-vset-maskti,abb_infoti,spi-num-csti,pindir-d0-out-d1-inspi-max-frequencyspi-cpolload-gpiossyscon-chipselectsspi-tx-bus-widthspi-rx-bus-widthlabelsyscon-phy-powersyscon-pllreset#phy-cellssyscon-pcsports-implementedext-clk-srcphy-supplyutmi-modemaximum-speeddr_modesnps,dis_u3_susphy_quirksnps,dis_u2_susphy_quirkextcongpmc,num-csgpmc,num-waitpinsti,provided-clocksti,max-irqsti,max-crossbar-sourcesti,reg-sizeti,irqs-reservedti,irqs-skipti,irqs-safe-mapcpdma_channelsale_entriesbd_ram_sizemac_controlslavesactive_slavecpts_clock_multcpts_clock_shiftti,no-idledual_emacbus_freqmac-addressphy-handlephy-modedual_emac_res_vlansyscon-raminitsyscon-pll-ctrlsyscon-pol#pwm-cellsiommusti,rproc-standby-infotimerswatchdog-timersmemory-regionpg-tblpolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-devicevin-supplydefault-statelinux,default-triggeru-boot,dm-pre-relocphandlepartreusableno-mapgicwakeupgencpu0cpu0_opp_tablel4_cfgscmscm_confpbias_regulatorpbias_mmc_regscm_conf_clocksdss_deshdcp_clkehrpwm0_tbclkehrpwm1_tbclkehrpwm2_tbclksys_32k_ckdra7_pmx_coremmc1_pins_default_no_clk_pummc1_pins_defaultmmc1_pins_hsmmc1_pins_sdr50mmc1_pins_ddr50mmc2_pins_defaultmmc2_pins_hs200mmc3_pins_defaultmmc4_pins_hsdcan1_pins_defaultdcan1_pins_sleepscm_conf1scm_conf_pciesdma_xbaredma_xbarcm_core_aoncm_core_aon_clocksatl_clkin0_ckatl_clkin1_ckatl_clkin2_ckatl_clkin3_ckhdmi_clkin_ckmlb_clkin_ckmlbp_clkin_ckpciesref_acs_clk_ckref_clkin0_ckref_clkin1_ckref_clkin2_ckref_clkin3_ckrmii_clk_cksdvenc_clkin_cksecure_32k_clk_src_cksys_clk32_crystal_cksys_clk32_pseudo_ckvirt_12000000_ckvirt_13000000_ckvirt_16800000_ckvirt_19200000_ckvirt_20000000_ckvirt_26000000_ckvirt_27000000_ckvirt_38400000_cksys_clkin2usb_otg_clkin_ckvideo1_clkin_ckvideo1_m2_clkin_ckvideo2_clkin_ckvideo2_m2_clkin_ckdpll_abe_ckdpll_abe_x2_ckdpll_abe_m2x2_ckabe_clkdpll_abe_m2_ckdpll_abe_m3x2_ckdpll_core_byp_muxdpll_core_ckdpll_core_x2_ckdpll_core_h12x2_ckmpu_dpll_hs_clk_divdpll_mpu_ckdpll_mpu_m2_ckmpu_dclk_divdsp_dpll_hs_clk_divdpll_dsp_byp_muxdpll_dsp_ckdpll_dsp_m2_ckiva_dpll_hs_clk_divdpll_iva_byp_muxdpll_iva_ckdpll_iva_m2_ckiva_dclkdpll_gpu_byp_muxdpll_gpu_ckdpll_gpu_m2_ckdpll_core_m2_ckcore_dpll_out_dclk_divdpll_ddr_byp_muxdpll_ddr_ckdpll_ddr_m2_ckdpll_gmac_byp_muxdpll_gmac_ckdpll_gmac_m2_ckvideo2_dclk_divvideo1_dclk_divhdmi_dclk_divper_dpll_hs_clk_divusb_dpll_hs_clk_diveve_dpll_hs_clk_divdpll_eve_byp_muxdpll_eve_ckdpll_eve_m2_ckeve_dclk_divdpll_core_h13x2_ckdpll_core_h14x2_ckdpll_core_h22x2_ckdpll_core_h23x2_ckdpll_core_h24x2_ckdpll_ddr_x2_ckdpll_ddr_h11x2_ckdpll_dsp_x2_ckdpll_dsp_m3x2_ckdpll_gmac_x2_ckdpll_gmac_h11x2_ckdpll_gmac_h12x2_ckdpll_gmac_h13x2_ckdpll_gmac_m3x2_ckgmii_m_clk_divhdmi_clk2_divhdmi_div_clkl3_iclk_divl4_root_clk_divvideo1_clk2_divvideo1_div_clkvideo2_clk2_divvideo2_div_clkipu1_gfclk_muxmcasp1_ahclkr_muxmcasp1_ahclkx_muxmcasp1_aux_gfclk_muxtimer5_gfclk_muxtimer6_gfclk_muxtimer7_gfclk_muxtimer8_gfclk_muxuart6_gfclk_muxdummy_ckcm_core_aon_clockdomainscm_corecm_core_clocksdpll_pcie_ref_ckdpll_pcie_ref_m2ldo_ckapll_pcie_in_clk_muxapll_pcie_ckoptfclk_pciephy1_32khzoptfclk_pciephy2_32khzoptfclk_pciephy_divoptfclk_pciephy1_clkoptfclk_pciephy2_clkoptfclk_pciephy1_div_clkoptfclk_pciephy2_div_clkapll_pcie_clkvcoldoapll_pcie_clkvcoldo_divapll_pcie_m2_ckdpll_per_byp_muxdpll_per_ckdpll_per_m2_ckfunc_96m_aon_dclk_divdpll_usb_byp_muxdpll_usb_ckdpll_usb_m2_ckdpll_pcie_ref_m2_ckdpll_per_x2_ckdpll_per_h11x2_ckdpll_per_h12x2_ckdpll_per_h13x2_ckdpll_per_h14x2_ckdpll_per_m2x2_ckdpll_usb_clkdcoldofunc_128m_clkfunc_12m_fclkfunc_24m_clkfunc_48m_fclkfunc_96m_fclkl3init_60m_fclkclkout2_clkl3init_960m_gfclkdss_32khz_clkdss_48mhz_clkdss_dss_clkdss_hdmi_clkdss_video1_clkdss_video2_clkgpio2_dbclkgpio3_dbclkgpio4_dbclkgpio5_dbclkgpio6_dbclkgpio7_dbclkgpio8_dbclkmmc1_clk32kmmc2_clk32kmmc3_clk32kmmc4_clk32ksata_ref_clkusb_otg_ss1_refclk960musb_otg_ss2_refclk960musb_phy1_always_on_clk32kusb_phy2_always_on_clk32kusb_phy3_always_on_clk32katl_dpll_clk_muxatl_gfclk_muxrmii_50mhz_clk_muxgmac_rft_clk_muxgpu_core_gclk_muxgpu_hyd_gclk_muxl3instr_ts_gclk_divmcasp2_ahclkr_muxmcasp2_ahclkx_muxmcasp2_aux_gfclk_muxmcasp3_ahclkx_muxmcasp3_aux_gfclk_muxmcasp4_ahclkx_muxmcasp4_aux_gfclk_muxmcasp5_ahclkx_muxmcasp5_aux_gfclk_muxmcasp6_ahclkx_muxmcasp6_aux_gfclk_muxmcasp7_ahclkx_muxmcasp7_aux_gfclk_muxmcasp8_ahclkx_muxmcasp8_aux_gfclk_muxmmc1_fclk_muxmmc1_fclk_divmmc2_fclk_muxmmc2_fclk_divmmc3_gfclk_muxmmc3_gfclk_divmmc4_gfclk_muxmmc4_gfclk_divqspi_gfclk_muxqspi_gfclk_divtimer10_gfclk_muxtimer11_gfclk_muxtimer13_gfclk_muxtimer14_gfclk_muxtimer15_gfclk_muxtimer16_gfclk_muxtimer2_gfclk_muxtimer3_gfclk_muxtimer4_gfclk_muxtimer9_gfclk_muxuart1_gfclk_muxuart2_gfclk_muxuart3_gfclk_muxuart4_gfclk_muxuart5_gfclk_muxuart7_gfclk_muxuart8_gfclk_muxuart9_gfclk_muxvip1_gclk_muxvip2_gclk_muxvip3_gclk_muxcm_core_clockdomainscoreaon_clkdml4_wkupcounter32kprmprm_clockssys_clkin1abe_dpll_sys_clk_muxabe_dpll_bypass_clk_muxabe_dpll_clk_muxabe_24m_fclkaess_fclkabe_giclk_divabe_lp_clk_divabe_sys_clk_divadc_gfclk_muxsys_clk1_dclk_divsys_clk2_dclk_divper_abe_x1_dclk_divdsp_gclk_divgpu_dclkemif_phy_dclk_divgmac_250m_dclk_divgmac_main_clkl3init_480m_dclk_divusb_otg_dclk_divsata_dclk_divpcie2_dclk_divpcie_dclk_divemu_dclk_divsecure_32k_dclk_divclkoutmux0_clk_muxclkoutmux1_clk_muxclkoutmux2_clk_muxcustefuse_sys_gfclk_diveve_clkhdmi_dpll_clk_muxmlb_clkmlbp_clkper_abe_x1_gfclk2_divtimer_sys_clk_divvideo1_dpll_clk_muxvideo2_dpll_clk_muxwkupaon_iclk_muxgpio1_dbclkdcan1_sys_clk_muxtimer1_gfclk_muxuart10_gfclk_muxprm_clockdomainsipu1_rstipu2_rstscm_wkuppcie1_rcpcie1_intcpcie1_eppcie2_intcocmcram1ocmcram2ocmcram3bandgapdsp1_systemdra7_iodelay_coremmc1_iodelay_ddr_confmmc1_iodelay_sdr104_confmmc2_iodelay_hs200_confmmc3_iodelay_manual1_confmmc3_iodelay_sdr50_confmmc4_iodelay_manual1_confmmc4_iodelay_default_confsdmaedmaedma_tptc0edma_tptc1gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8uart1uart2uart3uart4uart5uart6uart7uart8uart9uart10mailbox1mailbox2mailbox3mailbox4mailbox5mbox_ipu1_ipc3xmbox_dsp1_ipc3xmailbox6mbox_ipu2_ipc3xmbox_dsp2_ipc3xmailbox7mailbox8mailbox9mailbox10mailbox11mailbox12mailbox13timer1timer2timer3timer4timer5timer6timer7timer8timer9timer10timer11timer12timer13timer14timer15timer16wdt2hwspinlocktps659038smps12_regsmps3_regsmps45_regsmps6_regsmps7_regsmps8_regsmps9_regldo1_regldo2_regldo3_regldo4_regldo9_regldoln_regldousb_regldortc_regregen1regen2tps659038_rtctps659038_pwr_buttontps659038_gpioextcon_usb2tpic2810cdce913i2c5mmc1mmc2mmc3mmc4mmu0_dsp1mmu1_dsp1mmu_ipu1mmu_ipu2abb_mpuabb_ivahdabb_dspeveabb_gpumcspi1mcspi2mcspi3sn65hvs882mcspi4qspisata_phypcie1_phypcie2_physatausb2_phy1usb2_phy2usb3_phy1omap_dwc3_1omap_dwc3_2omap_dwc3_3usb3elmgpmcatlmcasp1mcasp2mcasp3mcasp4mcasp5mcasp6mcasp7mcasp8crossbar_mpudavinci_mdioethphy0ethphy1cpsw_emac0cpsw_emac1phy_seldcan1dcan2dsshdmiepwmss0ehrpwm0ecap0epwmss1ehrpwm1ecap1epwmss2ehrpwm2ecap2aes1aes2desshamrngdsp2_systemomap_dwc3_4usb4mmu0_dsp2mmu1_dsp2thermal_zonescpu_thermalcpu_tripscpu_alert0cpu_critcpu_cooling_mapsgpu_thermalgpu_critcore_thermalcore_critdspeve_thermaldspeve_critiva_thermaliva_critvmainv3_3dvtt_fixedfs_loader0ipu2_memory_regionipu1_memory_regionipu1_pgtblipu2_pgtblxtal25mhz